


MOSFET

general consideration :

Let's consider MOSFET as switch.




→ transistor connects S & D

together if gate voltage V_G is 'high'

→ isolates when V_G is low.

MOSFET structure:




nmos structure

Poly : heavily-doped conductive piece of Polysilicon. \rightarrow gate

\rightarrow What is Polysilicon?

It's Silicon in amorphous (non crystal) form


Oxide : $\text{SiO}_2 \rightarrow$ insulates gate from substrate




this is where useful action of device occurs.

Important dimensions :

*) Length :- Lateral dimension of gate along source-drain path





$L_{eff} \rightarrow L_{effective}$

$L_{drawn} \rightarrow$ Length that we draw in layout of transistor


$L_D \rightarrow$ side diffusion

Side-diffusion of n^+ here occurs during fabrication.


So, actual distance b/w SED is

$$L_{eff} = L_{drawn} - 2L_D$$

★) Width \rightarrow perpendicular to transistor's length



* gate oxide thickness :- (t_{ox})



L_{eff} & t_{ox} plays imp. role in performance of MOS circuit.

As generation \uparrow , principle thrust is to $\downarrow L_{eff}$ & $\downarrow t_{ox}$ without degrading other parameter of device

.. nmc structure is symmetric,

then why do we call

1 n region \rightarrow source
another n region \rightarrow drain
???

Source : terminal that provides
charge carrier.

Drain : terminal that collects
charge carrier.

! S & D may exchange their
roles depending on terminal
voltage.


What is substrate ?

that's our base material
on which we diffuse S & D

regions.

potential is


∴ Substrate potential is an important parameter which influences device characteristics



typical MOS operation. S & D
must be reverse biased.

∴ Substrate of NMOS


— tied to \bar{v}
most negative
supply in
the system.




$0V < 1.2V$
substrate source.

pmos → negate all doping

types in CMOS



NMOS




PMOS

here we are using 2 base
wafers. n-substrate &
p-substrate

→ but in practice we build
both NMOS & PMOS on same
wafer [Complementary MOS (CMOS)]

So we can place one of the
device in a 'local substrate'



we call it

- all nmos share same substrate
 - each pmos can have independent n-well
-


What I have to do if I want few nmos's bulk have to be at different potential?

Since we told, all nmos share a common substrate i.e bulk, how can we achieve nmos inside cmos with different substrate potential?

i.e We use Deep n-well

✓

n -well (n-type substrate)
which contains NMOS device
& it's p^+ bulk.



So, here,



isolated bulk of NMOS using
deep n -well technique