
MOSFET general consideration: Let's consider MOSFET Gate

-> tronsistor connects S & I together if gote Voltage Va is high! -> isolotes when Va is low.

## MOSFET Structure:



nmos structure Poly: heavily-deped conductive piece of Polysilicon. -> gote +> What is Polysilicon? It's Silicon in amorphous (non crystal) form Oxide: SiOg -> insulates gate from substrate poide this is where useful action of device Importent d'imentions: Length: - Lateral dimension of gote olong source - drain porth

Leff Left -> Leffective -> Length that we reduced of fronsistory Side-diffusion of not here. occurs during LI -> side diffusion So, actual distance blu SED is Left = Ldrawn - 2 LD Width: - perpendicular to transistors a) gate oride thickness: - (tox)

colysilicon

oride

tox

n+)

Left & tox plays imp. role in performance of mos circuit.

performance of mos circuit.

As generation I, principle thrust without

15 to I Left & I tox without

degrading other parameter of device

.. most structure às symmetric,

then why do we call 1 n region  $\rightarrow$  source another n region  $\rightarrow$  drain 222 Source: terminal that provides charge corrier. Drain: ferminal that collects chorge corrier-! S & D may exchange their roles depending on terminal votage. What is substrate? that's our base moteriol on which we diffuse 5 & D


1- moterntial is

regions-

substrate pure.

Substrate pure.


an important parameter which an important parameter characteristics influences device characteristics.




typical Mas operation. SE T must be reverse biased. ... (Substrate of NMOS) tical to is
most negative
-- supply in
the system. OV LL 1.2V sourcesubstrate

PMOS -> negate all doping

types in Minus



## NMOS



**PMOS** 

here we ore using 2 bose n-substrate & p-substrate -> but in practicer we built both NMOS & PMOS on some wofer [ Complementary Mos (mos)] So we con place one of the device in a local substrate (muin substrate) this local substrate n ~c a N-mell

we call as

H all nmos shore same substrate


H each pmos can have independent


n-well

What I have to do if I want few NM05's bulk have to be at different potential? Since we told, all NMOS share a common substrate i.e bulk, how con we achieve MMOS inside cmos with différent substrate potential?

i.e We use Decp n-well

## n-well (n-type substrate) which contains NMOS device E it's p+ bulk.





dep n-well technique