

Issue Date: Sep. 26, 2013

# ML610Q111/ML610Q112

8-bit Microcontroller

#### **GENERAL DESCRIPTION**

This LSI is a high-performance 8-bit CMOS microcontroller into which rich peripheral circuits, such as timers, PWM, UART, I<sup>2</sup>C bus interface (master/slave), synchronous serial port, voltage level supervisor analog comparators and 10-bit successive approximation type A/D converter, are incorporated around 8-bit CPU nX-U8/100.

The CPU nX-U8/100 is capable of efficient instruction execution in 1-intruction 1-clock mode by pipe line architecture parallel processing. The Flash ROM that is installed as program memory, and the on-chip debug function that is installed, enable program debugging and programming on customer's board.

#### **FEATURES**

#### • CPU

- 8-bit RISC CPU (CPU name: nX-U8/100)
- Instruction system: 16-bit instructions
- Instruction set:

Transfer, arithmetic operations, comparison, logic operations, multiplication/division, bit manipulations, bit logic operations, jump, conditional jump, call return stack manipulations, arithmetic shift, and so on

- On-Chip debug function
- Minimum instruction execution time:
  - •30.5us (@32.768kHz system clock)
  - •0.122us (@8.192MHz system clock)

#### • Internal memory

- ML610Q111:

# Flash memory:

- Internal 24Kbyte Flash memory (12K x 16bit) for program including unusable 32byte test data area.
- Internal 4Kbyte Flash memory (2K x 16bit) for data.

### SRAM:

- Internal 2Kbyte data RAM (2K x 8bit)
- ML610Q112:

# Flash memory:

- Internal 32Kbyte Flash memory (16K x 16bit) for program including unusable 32byte test data area.
- Internal 4Kbyte Flash memory (2K x 16bit) for data.

### SRAM:

- Internal 4Kbyte data RAM (4K x 8bit)
- Flash Memory operating condition and specification
  - Refer to the chapter Electrical characteristics "FLASH MEMORY SPECIFIACTION".

### • Interrupt controller

- 1 non-maskable interrupt source (Internal source: 1(WDT))
- 30 maskable interrupt sources (Internal sources: 23, External source: 7)

#### • Time base counter (TBC)

- Low-speed time base counter: 1 channel
- High-speed time base counter: 1 channel
  - (This time base counter is divided by 1-16, then it can be used as a clock of the Timer and PWM.)



### Watchdog timer (WDT)

- Non-maskable interrupt and reset
  - (Non-maskable interrupt is generated by the first overflow, and reset is generated by the second overflow)
- Free running
- Overflow period: 7 types selectable by software (23.4ms, 31.25ms, 62.5ms, 125ms, 500ms, 2s, and 8s)

#### • Timer

- 8-bit x 6 channels (16-bit configuration available, 16-bit x 3ch)
- Supports auto reload timer mode/One shot timer mode
- Timer count start/stop by software or external input trigger
  - (Timer function with external trigger input supports for only 2ch. Selectable external pins/analog comparator output as an exeternal trigger.)
- The effective minimum pulse width of the external trigger input: Timer clock 3φ (about 183 ns @ 16.384 MHz)
- Allows measurement of pulse width etc. using an external trigger input.
- 8-selectable clock frequency as counter clock per channel

#### PWM

- Resolution 16-bit
- Single output x 3ch, Multiple three outputs x 1ch
- Allows an output of the PWM signal in a cycle of about 122ns (@PLLCLK = 16.384MHz) to 2s (@LSCLK = 32.768kHz)
- Supports one shot PWM mode
- PWM start/stop by software and external trigger input
  - (Selectable external pins, analog comparator output or timer interrupt as external trigger)
- 3-selectable clock frequency as PWM clock per channel

### UART

- TXD/RXD x 2ch
- Half-Duplex Communication
- Bit length, parity/no parity, odd parity/even parity, 1 stop bit/2 stop bits
- Positive logic/negative logic selectable
- Built-in baud rate generator

### • I<sup>2</sup>C bus interface

- Master function: standard mode (100kbit/s@8MHz), Fast mode (400kbit/s@8MHz)
- Slave function : standard mode (100kbit/s)

#### • Synchronous serial port (SSIO)

- 1ch
- Master/slave selectable
- LSB first/MSB first selectable
- 8-bit length/16-bit length selectable
- Successive approximation type A/D converter (SA-ADC)
  - 10-bit A/D converter
  - Analog Input
    - •6ch (ML610Q111)
    - 8ch (ML610Q112)



#### Analog comparator

- 2ch
  - ch0: Allows comparison of the voltage level of the two external pins or comparison of one external pin and internal reference voltage level.
  - ·ch1: Allows comparison of one external pin and internal reference voltage level
- Input common mode voltage range :  $V_{DD} = 0.1 \text{V}$  to  $V_{DD} 1.5 \text{V}$
- Internal reference voltage: 0.1-0.8V (Selectable in 50mV increments)
- Hysteresis (Comparator only): 20mV(Typ.)
- Allows selection of with/without interrupt sampling and interrupt edge.

#### General-purpose ports (GPIO)

- Input/output port
  - 15ch (ML610Q111)
  - · 25ch (ML610Q112)

#### Reset

- Reset by the RESET\_N pin
- Reset by power-on detection
- Reset by the watchdog timer (WDT) 2nd overflow
- Reset by the voltage level supervisor (VLS) function: Selectable by software

#### Voltage level supervisor (VLS)

- 2ch
  - ·ch0: It can be used for voltage level detection reset
  - ·ch1: It can be used for voltage level detection interrupt
- Judgment accuracy: ±3.0% (Typ.)

#### Clock

- Low-speed clock:
  - Built-in RC oscillation (32.768kHz)
- High-speed clock:
  - \*Built-in PLL oscillation (16.384MHz)
  - · High-speed external clock (max. 8.192MHz)

Maximum CPU clock is 8.192MHz.

- Selection of high-speed clock mode by software:
  - · Built-in PLL oscillation
  - · External clock

#### • Power management

- HALT mode: Instruction execution by CPU is suspended (peripheral circuits are in operating states)
- STOP mode: Stop of oscillation (Operations of CPU and peripheral circuits are stopped.)
- Clock gear: The frequency of system clock can be changed by software (1/1, 1/2, 1/4, or 1/8 of the oscillation clock).
- Block Control Function: Power down (reset registers and stop clock supply) the circuits of unused peripherals.



# Shipment

ML610Q111:

20-pin TSSOP:

ML610Q111-xxxTD (blank product: ML610Q111-NNNTD)

- ML610Q112:

32-pin LQFP:

ML610Q112-xxxTC (blank product: ML610Q112-NNNTC)

# • Guaranteed operating range

- Operating temperature (ambience): -40°C to 105°C (Flash write/erase: -20°C to +85°C)
   Operating voltage: VDD=2.7V to 5.5V



#### **BLOCK DIAGRAM**

The block diagram is shown in figure 1.

"\*" means secondary function, tertiary function or quaternary function of each port.

<sup>&</sup>quot;()\*2" means the function of ML610Q112.




Figure 1. ML610Q111/ML610Q112 Block Diagram



# PIN CONFIGURATION (TOP VIEW)

• ML610Q111-xxxTD The pin layout is shown in figure 2.


_		
TM9OUT / PWMF0 / PC0 1	20	PC1 / PWMF1
RESET_N 2	19	PA0 / EXI0 / AIN0 / PWMC / OUTCLK / TM9OUT
TEST 3	18	PB7 / AIN5 / RXD1 / LSCLK / PWMF0 / PWMC
CMP1OUT / OUTCLK / PWMC / RXD0 / AIN2 / EXI4 / PB0 4	17	V <sub>DD</sub>
TXD1 / TXD0 / PWMD / AIN3 / EXI5 / PB1 5	16	Vss
PWME / RXD1 / EXI6 / PB2 6	15	PB6 / AIN4 / CLKIN / SDA / PWMF1
TXD1 / SIN / EXI7 / PB3 7	14	PB5 / CMP0M / RXD0 / SCK / SCL / PWMF2
CMP0OUT / CLKIN / PWME / EXI2 / PA2 8	13	PB4 / CMP0P / SOUT / TXD0 / TXD1
TESTF 9	12	PA1 / EXI1 / AIN1 / CMP1P / PWMD / LSCLK / TMFOUT
TMFOUT / PC3 10	11	PC2 / PWMF2

<sup>\*</sup> PIN No.4-8, 12-15, 18, 19 can be used as external trigger of the Timer E-F and PWMC-F.

Figure 2. ML610Q111 TSSOP20 Pin Configuration



ML610Q112-xxxTC
 The pin layout is shown in figure 3.



\* PIN No.3, 5-8, 16-19, 24, 25 can be used as external trigger of the Timer E-F and PWMC-F.

Figure 3. ML610Q112 LQFP32 Pin Configuration



# PIN LIST

Table 1. ML610Q111/ML610Q112 Pin List

PIN	No.	Prima	ary fu	nction	Secon	dary fu	ınction	Terti	Tertiary function		Quaternary function		ction
32 LQFP	20 TSSOP	Name	I/O	Function	Name	I/O	Function	Name	I/O	Function	Name	I/O	function
21	16	V <sub>SS</sub>		power supply	_		_		_		_	_	
22	17	$V_{\mathrm{DD}}$	_	power supply	_	_	_	_	_	_	_	_	
9	9	TESTF	_	TEST	_	_	_	_	_	_	_	_	
32	2	RESE T_N	I	SYSTEM	_	_	_				_		
1	3	TEST	I/O	TEST		_			_		_		
	3	PA0/	1/0	GPIO/									
		EXIO/		EXINT/									
25	19	AINO/	I/O	SA-ADC/	PWMC	О	PWM	OUTCLK	О	SYSTEM	TM9OUT	О	TIMER
		TnTG*/		TIMER/									
-		PmTG**		PWM GPIO/									
		PA1/ EXI1/		EXINT/									
	4.0	AIN1/	*10	SA-ADC/	DVI 10		D.V. 1.			arrames.	m		mn (ED
16	12	CMP1P/	I/O	COMP/	PWMD	О	PWM	LSCLK	О	SYSTEM	TMFOUT	О	TIMER
		TnTG*/		TIMER/									
		PmTG**		PWM									
		PA2/ EXI2/		GPIO/ EXINT/									
8	8	TnTG*/	I/O	TIMER/	PWME	О	PWM	CLKIN	I	SYSTEM	CMP0OUT	О	COMP
		PmTG**		PWM									
		PB0/		GPIO/									
		EXI4/		EXINT/									
3	4	AIN2/	I/O	SA-ADC/	PWMC	О	PWM	OUTCLK	О	SYSTEM	CMP1OUT	О	COMP
		RXD0/ TnTG*/		UART/ TIMER/									
		PmTG**		PWM									
		PB1/		GPIO/									
		EXI5/		EXINT/									
5	5	AIN3/	I/O	SA-ADC/	PWMD	О	PWM	TXD0	О	UART	TXD1	О	UART
		TnTG*/ PmTG**		TIMER/ PWM									
-		PB2/		GPIO/									
		EXI6/		EXINT/									
6	6	RXD1/	I/O	UART/	PWME	О	PWM	_	_	_		_	_
		TnTG*/		TIMER/									
		PmTG** PB3/		PWM GPIO/									
		EXI7/		EXINT/									
7	7	TnTG*/	I/O	TIMER/	SIN	I	SSIO	TXD1	О	UART	_	_	_
		PmTG**		PWM									
17	13	PB4/	I/O	GPIO/	SOUT	О	SSIO	TXD0	О	UART	TXD1	О	UART
		CMP0P PB5/		COMP GPIO/									
18	14	RXD0/	I/O	GPIO/ UART/	SCK	I/O	SSIO	SCL	I/O	$I^2C$	PWMF2	О	PWM
10	1.	CMP0M	2.0	COMP	5011	2.0	5510	202	10	10	1 ,,,,,,,,,		1 1111
19	15	PB6/	I/O	GPIO/	CLKIN	I	SYSTEM	SDA	I/O	I <sup>2</sup> C	PWMF1	О	PWM
	13	AIN4	1/0	SA-ADC	CLKIIV	1	SIGIEM	SDA	1/0	10	1 44 1411.1		1 44 141
24	10	PB7/	1/0	GPIO/	I CCL IZ		CMCTEM	DWATEO		DVA	DWAG		DWA
24	18	AIN5/ RXD1	I/O	SA-ADC/ UART	LSCLK	О	SYSTEM	PWMF0	О	PWM	PWMC	О	PWM
30	1	PC0	I/O	GPIO	_	_	_	PWMF0	0	PWM	TM9OUT	О	TIMER
27	20	PC1	I/O	GPIO	_	_	_	PWMF1	О	PWM	_	_	
14	11	PC2	I/O	GPIO	_	_	_	PWMF2	О	PWM	_	_	
11	10	PC3	I/O	GPIO	_	_	_	_	_	_	TMFOUT	О	TIMER



PIN	No.	Prima	ary fui	nction	Secondary function Ter		Tert	iary fu	nction	Quatern	ary fur	nction	
32 LQFP	20 TSSOP	Name	I/O	Function	Name	I/O	Function	Name	I/O	Function	Name	I/O	function
29	_	PC4	I/O	GPIO	SCL	I/O	$I^2C$	_	_		_	_	_
28	_	PC5	I/O	GPIO	SDA	I/O	I <sup>2</sup> C	_	_			_	_
26	_	PC6/ AIN6	I/O	GPIO/ SA-ADC		_						_	_
23	_	PC7/ AIN7	I/O	GPIO/ SA-ADC		_							_
31	_	PD0	I/O	GPIO/		_			_			_	_
2		PD1	I/O	GPIO/		_			_			_	_
10	_	PD2	I/O	GPIO	_	_		_	_		_	_	_
12	_	PD3	I/O	GPIO	_	_		_	_	_	_	_	_
13	_	PD4	I/O	GPIO	_	_		_	_	_	_	_	_
15	_	PD5	I/O	GPIO	_	_	_	_	_	_	_	_	_

<sup>\*:</sup> TnTG = TETG, TFTG.

<sup>\*\* :</sup> PmTG = PCTG, PDTG, PETG, PFTG.



# PIN DESCRIPTION

Table 2. ML610Q111/ML610Q112 Pin Description

	1	T		_
Pin name	I/O	Description	Primary Secondary Tertiary, Quaternary	Logic
System				
RESET_N	I	Reset input pin. When this pin is set to "L" level, system reset mode is set and the internal section is initialized. When this pin is set to "H" level subsequently, program execution starts. A pull-up resistor is internally connected.	Primary	Negative
CLKIN	I	High-speed clock input pin. This pin is used as the secondary function of PB6 pin and also as the tertiary function of PA2 pin.	Secondary, Tertiary	_
LSCLK	О	Low-speed clock output pin. This pin is used as the secondary function of PB7 pin and also as the tertiary function of the PA1.	Secondary, Tertiary	_
OUTCLK	О	High-speed clock output pin. This pin is used as the tertiary function of the PA0 and PB0 pin.	Tertiary	
General Purpos	se Input	/Output Port		
PA0 to PA2 PB0 to PB7 PC0 to PC7 PD0 to PD5	I/O	General-purpose input/output port.  Since these pins have secondary, tertiary or quaternary functions, the pins cannot be used as a port when the secondary, tertiary or quaternary functions are used.	Primary	Positive
Synchronous S	erial I/C	)		
SIN	I	Synchronous serial data input pin. This pin is used as the secondary function of PB3 pin.	Secondary	Positive
SCK	I/O	Synchronous serial clock input/output pin. This pin is used as the secondary function of PB5 pin.	Secondary	_
SOUT	О	Synchronous serial data output pin. This pin is used as the secondary function of PB4 pin.	Secondary	Positive
UART				
TXD0	0	UART0 data output pin. This pin is used as the tertiary function of the PB1 and PB4 pin.	Tertiary	Positive
RXD0	I	UART0 data input pin. This pin is used as the primary function of the PB0 and PB5 pin	Primary	Positive
TXD1	О	UART1 data output pin. This pin is used as the tertiary function of the PB3 pin and also the quaternary function of the PB1 and PB4 pin.	Tertiary Quaternary	Positive
RXD1	I	UART1 data input pin. This pin is used as the primary function of the PB2 and PB7 pin.	Primary	Positive
I <sup>2</sup> C Bus Interfa	ce			
SCL	I/O	Serial clock input/output. This pin is used as the tertiary function of the PB5 and the secondary function of the PC4 pin.	Tertiary Secondary	Positive
SDA	I/O	Serial data input/output. This pin is used as the tertiary function of the PB6 and the secondary function of the PC5 pin.	Tertiary Secondary	Positive
PWM				
PWMC	О	PWMC output pin. This pin is used as the secondary function of the PA0 and PB0 and also the quaternary function of the PB7 pin.	Secondary Quaternary	Positive/ Negative
PWMD	О	PWMD output pin. This pin is used as the secondary function of the PA1 and PB1 pin.	Secondary	Positive/ Negative
PWME	О	PWME output pin. This pin is used as the secondary function of the PA2 and PB2 pin.	Secondary	Positive/ Negative
PWMF0	О	PWMF0 output pin. This pin is used as the tertiary function of the PB7 and PC0 pin.	Tertiary	Positive/ Negative
PWMF1	О	PWMF1 output pin. This pin is used as the tertiary function of the PC1 and also the quaternary function of PB6 pin.	Tertiary/ Quaternary	Positive/ Negative
			,	



PWMF2	О	PWMF2 output pin. This pin is used as the tertiary function of the PC2 and also the quaternary function of the PB5 pin.	Tertiary/ Quaternary	Positive/ Negative
Pin name	I/O	Description	Primary Secondary Tertiary, Quaternary	Logic
External Interru	ıpt			
EXI0 to 2	I	External maskable interrupt input pins. Interrupt enable and edge selection can be performed for each bit by software. These pins are used as the primary functions of the PAO – PA2 pins.	Primary	Positive/ negative
EXI4 to 7	I	External maskable interrupt input pins. Interrupt enable and edge selection can be performed for each bit by software. These pins are used as the primary functions of the PB0 – PB3 pins.	Primary	Positive/ negative
Timer				
TETE, TFTG	I	External clock input pin used for both Timer E and Timer F.These pins are used as the primary function of the PA0-PA2, PB0-PB7 pins.	Primary	
TM9OUT	О	Timer 9 output pin. This pin is used as the quaternary function of the PA0 and PC0 pin.	Quaternary	Positive
TMFOUT	О	Timer F output pin. This pin is used as the quaternary function of the PA1 and PC3 pin.	Quaternary	Positive
Successive appr	roximat	tion type A/D converter		
AIN0	I	Channel 0 analog input for successive approximation type A/D converter. This pin is used as the primary function of the PA0 pin.	Primary	_
AIN1	I	Channel 1 analog input for successive approximation type A/D converter. This pin is used as the primary function of the PA1 pin.	Primary	_
AIN2	I	Channel 2 analog input for successive approximation type A/D converter. This pin is used as the primary function of the PB0 pin.	Primary	_
AIN3	I	Channel 3 analog input for successive approximation type A/D converter. This pin is used as the primary function of the PB1 pin.	Primary	_
AIN4	I	Channel 4 analog input for successive approximation type A/D converter. This pin is used as the primary function of the PB6 pin.	Primary	_
AIN5	I	Channel 5 analog input for successive approximation type A/D converter. This pin is used as the primary function of the PB7 pin.	Primary	_
AIN6	I	Channel 6 analog input for successive approximation type A/D converter. This pin is used as the primary function of the PC6 pin.	Primary	_
AIN7	I	Channel 7 analog input for successive approximation type A/D converter. This pin is used as the primary function of the PC7 pin.	Primary	_
Comparator				
CMP0P	I	Non-inverting input for comparator0. This pin is used as the primary function of the PB4 pin.	Primary	_
CMP0M	I	Inverting input for comparator 0. This pin is used as the primary function of the PB5 pin.	Primary	_
CMP0OUT	0	Output for comparator0. This pin is used as the quaternary function of the PA2 pin.	Quaternary	_
CMP1P	I	Non-inverting input for comparator 1. This pin is used as the primary function of the PA1 pin.	Primary	—
CMP1OUT	О	Output for comparator 1. This pin is used as the quaternary function of the PB0 pin.	Quaternary	_
TEST	1	, , , , , , , , , , , , , , , , , , ,		
TEST	I/O	Input/output pin for testing. A pull-down resistor is internally connected.	_	Positive
TESTF	1/0	Test pin for flash memory. A pull-down resistor is internally connected.		1 0811176
		Test par for hash memory. A pun-down resistor is internany connected.		
Power Supply V <sub>SS</sub>	1 _	Negative power supply pin.	_	_
	$+ \equiv$	Positive power supply pin.		
$V_{DD}$		I ostave power suppry pm.		



# TERMINATION OF UNUSED PINS

Table 3 shows methods of terminating the unused pins for ML610Q111/ML610Q112

**Table 3. Termination of Unused Pins** 

Pin	Recommended pin termination
RESET_N	Open
TEST	Open
TESTF	Open
PA0 to PA2	Open
PB0 to PB7	Open
PC0 to PC7	Open
PD0 to PD5	Open
N.C.	Open

# Note:

It is recommended to set the unused input ports and input/output ports to the inputs with pull-down resistors/pull-up resistors or the output mode since the supply current may become excessively large if the pins are left open in the high impedance input setting.



#### **ELECTRICAL CHARACTERISTICS**

# • ABSOLUTE MAXIMUM RATINGS

(V<sub>SS</sub>=0V)

Parameter	Symbol	Condition	Rating	Unit
Power supply voltage	$V_{DD}$	Ta = 25°C	-0.3 to +7.0	V
Input voltage	V <sub>IN</sub>	Ta = 25°C	-0.3 to V <sub>DD</sub> +0.3	V
Output voltage	V <sub>OUT</sub>	Ta = 25°C	-0.3 to V <sub>DD</sub> +0.3	V
Output current	I <sub>OUT</sub>	Ta = 25°C	-12 to +11	mA
Power dissipation	PD	Ta = 25°C	0.84	W
Storage temperature	T <sub>STG</sub>	_	-55 to 150	°C

### RECOMMENDED OPERATING CONDITIONS

(V<sub>SS</sub>=0V)

Parameter	Symbol	Condition	Range	Unit
Operating temperature (ambience)	T <sub>OP</sub>	_	-40 to +105	°C
Operating voltage	V <sub>DD</sub>	_	2.7 to 5.5	V

### • FLASH MEMORY SPECIFICATION

(V<sub>SS</sub>= 0V)

Parameter	Symbol	Condition	Rating	Unit	
Operating temperature	Symbol	At read	-40 to +105	°C	
(ambience)	$T_OPF$	At write/erase	-40 to +85	°C	
Rewrite counts*1	C <sub>EPD</sub>	Data flash memory (4KB)	6000	ovoloo	
Rewrite counts	C <sub>EPP</sub>	Program flash memory	80	cycles	
	_	Chip-erase	Program flash and Data flash memory	_	
	_	Block-erase	8	KB	
F	_	(Program flash memory)	0	ΝD	
Erase unit		Block-erase	4	VD	
	_	(Data flash memory)	4	KB	
		Sector-erase	4		
	_	(Data flash memory)	1	KB	
Erase time (max.)	_	Chip-erase/Block-erase/Sector-erase	100	ms	
Write unit	_	_	1word(2bytes)	_	
Write time (max.)	_	1word(2bytes)	40	μS	
Data retention*2	Y <sub>DR</sub>	_	15	years	

<sup>\*1:</sup> Rewrite counts is counted as one even if you erase suspend.

In addition, following capability of Flash memory is available;

 $<sup>^{\</sup>star 2}\!\!:$  However, keep active time of the LSI from exceeding ten years.

<sup>-</sup> security function: providing security ID for the protection of program code implemented in Flash memory

<sup>-</sup> accidental-write protection: providing special sequence to protect accidental write data to Flash memory. By writing "0FAx" and "0F5x" sequentially, before write/erase, writing one word is available just only one time.

<sup>-</sup> erase interrupt function: in the case of external interrupt during erasing flash memory, erase execution is suspended. And then the interrupt is activated. Please re-erase after interrupt execution.



# DC CHARACTERISTICS (Supply Current)

( $V_{DD}$ =2.7 to 5.5V,  $V_{SS}$ =0V,  $T_a$ =-40 to +105°C, unless otherwise specified)

Bernander	0	(**)	55 , u	Rating	•		Measuring
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	circuit
		CPU : In STOP state					
Supply current 1	IDD1	(All clock stop)	_	1	50	μΑ	
		V <sub>DD</sub> =5.0V					
		CPU : In HALT state*1					
Supply current 2	IDD2	(Only CR oscillation operates)	_	240	_	μА	i
		V <sub>DD</sub> =5.0V					
		CPU : CR32.768kHz		250	_	μА	1
Supply current 3	IDD3	operating state*2	_				
copp.y content		(Only CR oscillation operates)				,	
		V <sub>DD</sub> =5.0V					
		CPU : CR8.192MHz					
Supply current 4	IDD4	operating state*3	_	4	6	mA	
cappi, canoni	.55.	(CR and PLL oscillation operate)					
		V <sub>DD</sub> =5.0V					

<sup>\*1:</sup> LTBC and WDT are operating ,and significant bits of BLKCON0 to BLKCON7 registers are all "1".

\*2: When the CPU operating rate is 100%. Minimum instruction execution time: Approx 30.52 μs (at 32.768kHz system clock)

\*3: When the CPU operating rate is 100%. Minimum instruction execution time: Approx 122 ns (at 8.192MHz system clock)



# • DC CHARACTERISTICS (VLS, Comparator)

 $(V_{DD}=2.7 \text{ to } 5.5 \text{V}, V_{SS}=0 \text{V}, T_a=-40 \text{ to } +105^{\circ}\text{C}, \text{ unless otherwise specified})$ 

			(V <sub>DD</sub> =2.7 to 5.	5v, v <sub>SS</sub> =0v,	_	+105°C, un	ess other	wise specified)
Parameter	Symbol	Condition			Rating		Unit	Measuring
raianicici	Cymbol	Condition	Min.	Тур.	Max.	Offic	circuit	
VLS0 threshold		Ta=25°C		Тур		Тур		
voltage	V <sub>VLS0F</sub>	1a-25 C	-3.0%	2.85	+3.0%			
(V <sub>DD</sub> =fall)	V VLS0F			Тур	2.00	Тур		
(*)00 1011)		1	-5.0%		+5.0%			
VLS0 threshold		Ta=25°C		Тур		Тур		
voltage	$V_{VLS0R}$	1a-25 0		-3.0%	2.92	+3.0%		
(V <sub>DD</sub> =rise)	▼ VLSUR	_		Тур	2.02	Тур		
(100 1100)				-5.0%		+5.0%		
			VLS1=0		3.3		V	
	4	Ta=25°C	VLS1=1	Typ -3.0%	3.6	Typ +3.0%		
V/I O4 (b b . l . l			VLS1=2		3.9			
VLS1 threshold	\/		VLS1=3		4.2			
voltage (V <sub>DD</sub> =fall)	V <sub>VLS1</sub>		VLS1=0	Typ -5.0%	3.3	Typ +5.0%		1
(VDD-Idii)			VLS1=1		3.6			· ·
		_	VLS1=2		3.9			
			VLS1=3		4.2			
Comparator0								
In-phase input	$V_{CMR}$	_		0.1	_	V <sub>DD</sub> -1.5	V	
voltage range								
Comparator0	V <sub>HYSP</sub>	Ta=25°C , V <sub>DD</sub> =	5.0V	10	20	30		
hysteresis	V HYSP	$V_{DD} = 5.0V$		5	20	35		
Comparator0		To=250C \/ -	E 0\/			7		
Input offset voltage	$V_{CMOF}$	$Ta=25^{\circ}C$ , $V_{DD} = 5.0V$		_	_	,	mV	
Comparator		Ta=25°C		-25	_	25		
Reference-	$V_{\text{CMREF}}$	_		-50		50		
voltage error*1		<u> </u>		-50		50		

<sup>\*1 :</sup>Comparator input offset voltage is included.



# • DC CHARACTERISTICS (IO pins)

(V<sub>DD</sub>=2.7 to 5.5V, V<sub>SS</sub>=0V,  $T_a$ =-40 to +105°C, unless otherwise specified)

			31, 135 01,	Rating	- 100 G, un		Measuring	
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	circuit	
	VOH1	IOH=-3.0mA, V <sub>DD</sub> =4.5V* <sup>1</sup> Ta= -40 to 85°C	V <sub>DD</sub> -0.7	_	_			
Output voltage1 ( TEST,	70111	IOH=-3.0mA, V <sub>DD</sub> =4.5V* <sup>1</sup>	V <sub>DD</sub> -0.8	_	_			
PA0-2, PB0-7, PC0-7, PD0-5)	VOL1	IOL=+8.5mA, V <sub>DD</sub> =4.5V* <sup>1</sup> Ta= -40 to 85°C	_	_	0.6	V	2	
	VOLI	IOL=+8.5mA, V <sub>DD</sub> =4.5V* <sup>1</sup>	_	_	0.7			
Output voltage2 (PB5, PB6 PC4, PC5)	VOL2	IOL=+3.0mA	_	_	0.4			
Output leakage ( PA0-2, PB0-7,	ЮОН	VOH = V <sub>DD</sub> (in high-impedance state)	_	_	1	- μΑ	3	
PC0-7, PD0-5)	IOOL	VOL = V <sub>SS</sub> (in high-impedance state)	-1	_	_	μΛ		
Input current 1	IIH1	VIH1 = V <sub>DD</sub>	_	_	1			
(RESET_N)	IIL1	VIL1 = V <sub>SS</sub> , V <sub>DD</sub> = 5.0V -650		-500	-350			
Input current 2	IIH2	VIH2= V <sub>DD</sub> = 5.0V	20 115 2		200			
(TEST)	IIL2	VIL2 = V <sub>SS</sub>	-1	_			4	
	IIH3	VIH3 = $V_{DD}$ = 5.0V (when pulled-down)	20	115	200	μΑ	7	
Input current 3 (PA0-2, PB0-7,	IIL3	VIL3 = $V_{SS}$ , $V_{DD}$ = 5.0V (when pulled-up)	-200	-100	-20			
PC0-7, PD0-5)	IIH3Z	VIH3 = V <sub>DD</sub> (in high-impedance stat)	_	_	1			
	IIL3Z	IIL3Z VIH3 = V <sub>SS</sub> (in high-impedance stat) -1 — —						

<sup>\*1:</sup> When the one terminal output state.


(V<sub>DD</sub>=2.7 to 5.5V, V<sub>SS</sub>=0V, T<sub>a</sub>=-40 to +105°C, unless otherwise specified)

		(185 2.1 18 9.1	Rating				Measuring
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	circuit
Input voltage 1 ( RESET_N, TEST,	VIH1	_	0.7 ×V <sub>DD</sub>	_	$V_{DD}$	V	2
PA0-2, PB0-7, PC0-7, PD0-5)	VIL1	_	0	_	0.3 ×V <sub>DD</sub>		2
Input pin capacitance ( PA0-2, PB0-7, PC0-7, PD0-5 )	CIN	f = 10kHz Ta = 25°C	_	_	20	pF	_




# • MEASURING CIRCUITS

# Measuring circuit 1




 $C_{\text{V}}$  :  $1\mu F$ 


# Measuring circuit 2



# Measuring circuit 3



# Measuring circuit 4



- \*1: Input logic circuit to determine the specified measuring conditions.
- \*2: Measured at the specified output pins.
- \*3: Measured at the specified input pins.



# • AC CHARACTERISTICS (Clock)

(V<sub>DD</sub>=2.7 to 5.5V, V<sub>SS</sub>=0V,  $T_a$ =-40 to +105°C, unless otherwise specified)


Parameter	Cumbal	Condition	Rating			Unit	
raiainetei	Symbol	Condition	Min.	Typ.	Max.	Offic	
		Ta = -20 to 85°C	Typ. -3%	00.700	Typ. +3%	kHz	
32kHz RC oscillation frequency	f <sub>RCL</sub>	_	Typ. -4%	32.768	Typ. +4%		
		Ta = -20 to 85°C	Typ. -3%	10.001	Typ. +3%	MHz	
PLL oscillation frequency *1	f <sub>PLL</sub>	_	Typ. -4%	16.384	Typ. +4%		

<sup>\*1: 1024</sup> clock average. Maximum CPU clock frequency is f<sub>PLL</sub>/2.

# • AC CHARACTERISTICS (Power on / Reset sequence)

(V<sub>DD</sub>=2.7 to 5.5V, V<sub>SS</sub>=0V,  $T_a$ =-40 to +105°C, unless otherwise specified)

Devenueter	Cumphal	Condition		I Imit			
Parameter	Symbol Condition		Min.	Typ.	Max.	Unit	
Reset pulse width	P <sub>RST</sub>	_	100	_	_	μS	
Reset noise elimination pulse width	P <sub>NRST</sub>	_	_	_	0.4	ms	
Power-on reset activation power rise time	T <sub>POR</sub>	_	_	_	10	1115	



External Reset sequence






# • AC CHARACTERISTICS (External Interrupt)

( $V_{DD}$ =2.7 to 5.5V,  $V_{SS}$ =0V,  $T_a$ =-40 to +105°C, unless otherwise specified)

Doromotor	Cumbal	Condition		Unit			
Parameter	Symbol	Condition	Min.	Тур.	Max.	Offic	
External interrupt disable period	T <sub>NUL</sub>	Interrupt: Enabled (MIE = 1), CPU: NOP operation	2.5 x sysclk	_	3.5 x sysclk	φ	






# • AC CHARACTERISTICS (Synchronous Serial Port)

(V<sub>DD</sub>=2.7 to 5.5V, V<sub>SS</sub>=0V,  $T_a$ =-40 to +105°C, unless otherwise specified)

		(V <sub>DD</sub> =2.7 to 5.5V, V <sub>SS</sub> =	-0v, T <sub>a</sub> 40 to	+105 C, unite	SS Officialise	specilieu)	
Parameter	Symbol	Condition		Unit			
Farameter	Symbol	Condition	Min.	Тур.	Max.	Offic	
SCK input cycle	t <sub>scyc</sub>	When high-speed oscillation is not active	10	_	_	μS	
(slave mode)	ISCYC	When high-speed oscillation is active	500	_	_	ns	
SCKoutput cycle (master mode)	t <sub>SCYC</sub>	_	_	SCK*1	_	s	
SCK input pulse width	t <sub>sw</sub>	When high-speed oscillation is not active	4	_	_	μS	
(slave mode)	1500	When high-speed oscillation is active	200	_	_	ns	
SCK output pulse width (master mode)	t <sub>SW</sub>	_	t <sub>scyc</sub> ×0.4	t <sub>scyc</sub> ×0.5	t <sub>scyc</sub> ×0.6	s	
SOUT output delay (slave mode)	t <sub>SD</sub>	_	_	_	180	ns	
SOUT output delay (master mode)	t <sub>SD</sub>	_	_	_	80	ns	
SIN input setup time (slave mode)	t <sub>SS</sub>	_	50	_	_	ns	
SIN input hold time	t <sub>SH</sub>	_	50	_	_	ns	

<sup>\*1:</sup> Clock period selected with S0CK3-0 of the serial port 0 mode register(SIO0MOD1)





# • AC CHARACTERISTICS (I<sup>2</sup>C Bus Interface: Standard Mode 100kHz)


(V<sub>DD</sub>=2.7 to 5.5V, V<sub>SS</sub>=0V,  $T_a$ =-40 to +105°C, unless otherwise specified)

Parameter	Symbol	Symbol Condition		Rating			
Farameter	Syllibol	Condition	Min.	Тур.	Max.	Unit	
SCL clock frequency	f <sub>SCL</sub>	_	0	_	100	kHz	
SCL hold time (start/restart condition)	t <sub>HD:STA</sub>	_	4.0	l	_	μS	
SCL"L" level time	t <sub>LOW</sub>	_	4.7		_	μS	
SCL"H" level time	t <sub>HIGH</sub>	_	4.0		_	μS	
SCL setup time (restart condition)	t <sub>SU:STA</sub>	_	4.7	-	_	μS	
SDA hold time	t <sub>HD:DAT</sub>	_	0		_	μS	
SDA setup time	t <sub>SU:DAT</sub>	_	0.25	_	_	μS	
SDA setup time (stop condition)	t <sub>su:sto</sub>	_	4.0	_	_	μS	
Bus-free time	t <sub>BUF</sub>	_	4.7	_	_	μS	

# • AC CHARACTERISTICS (I<sup>2</sup>C Bus Interface: Fast Mode 400kHz)

(V\_DD=2.7 to 5.5V, V\_SS=0V, Tj=-40 to +105°C, unless otherwise specified)

Parameter	Symbol	Condition		Unit			
Parameter	Symbol	Condition	Min.	Typ.	Max.	Offic	
SCL clock frequency	f <sub>SCL</sub>	_	0	_	400	kHz	
SCL hold time (start/restart condition)	t <sub>HD:STA</sub>		0.6	_	_	μS	
SCL"L" level time	t <sub>LOW</sub>	_	1.3	_	_	μS	
SCL"H" level time	t <sub>HIGH</sub>		0.6	_	_	μS	
SCL setup time (restart condition)	t <sub>su:sta</sub>	_	0.6	_	_	μS	
SDA hold time	t <sub>HD:DAT</sub>	_	0	_	_	μS	
SDA setup time	t <sub>SU:DAT</sub>	_	0.1	_	_	μS	
SDA setup time (stop condition)	t <sub>su:sto</sub>	_	0.6	_	_	μS	
Bus-free time	t <sub>BUF</sub>	_	1.3	_	_	μS	






Electrical Characteristics of Successive Approximation Type A/D Converter

Parameter	Symbol	Condition		Unit		
- Farameter	Symbol	Condition		Тур.	Max.	Oill
Resolution	n	_	_	_	10	bit
Integral non-linearity error	INL	_	-4	_	+4	
Differential non-linearity error	DNL	_	-3	_	+3	LSB
Zero-scale error	V <sub>OFF</sub>	_	-4	_	+4	
Full-scale error	FSE	_	-4	_	+4	
Conversion time	t <sub>CONV</sub>	_	_	102	_	φ/CH

Φ : period of OSCLK (more than 3MHz)





### PACKAGE DIMENSIONS

ML610Q111-xxxTD




Figure 4 TSSOP20



### • ML610Q112-xxxTC




Figure 5 LQFP32

Notes for Mounting the Surface Mount Type Package The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact ROHM's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).



# **REVISION HISTORY**

		Pa	ge	
Document No.	Date	Previous Edition	Current Edition	Description
FEDL610Q111-01	2013.9.26	_	_	Final edition 1



#### **NOTES**

No copying or reproduction of this document, in part or in whole, is permitted without the consent of LAPIS Semiconductor Co., Ltd.

The content specified herein is subject to change for improvement without notice.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, LAPIS Semiconductor shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. LAPIS Semiconductor does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by LAPIS Semiconductor and other parties. LAPIS Semiconductor shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While LAPIS Semiconductor always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. LAPIS Semiconductor shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). LAPIS Semiconductor shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

Copyright 2013 LAPIS Semiconductor Co., Ltd.