

ML610Q111/ML610Q112

Preliminary

8-bit Microcontroller 5V

GENERAL DESCRIPTION

This LSI is a high-performance 8-bit CMOS microcontroller into which rich peripheral circuits, such as timers, PWM, UART, I²C bus interface (master/slave), synchronous serial port, voltage level supervisor analog comparators and 10-bit successive approximation type A/D converter, are incorporated around 8-bit CPU nX-U8/100.

The CPU nX-U8/100 is capable of efficient instruction execution in 1-intruction 1-clock mode by pipe line architecture parallel processing. The Flash ROM that is installed as program memory, and the on-chip debug function that is installed, enable program debugging and programming on customer's board.

FEATURES

• CPU

- 8-bit RISC CPU (CPU name: nX-U8/100)
- Instruction system: 16-bit instructions
- Instruction set:

Transfer, arithmetic operations, comparison, logic operations, multiplication/division, bit manipulations, bit logic operations, jump, conditional jump, call return stack manipulations, arithmetic shift, and so on

- On-Chip debug function
- Minimum instruction execution time:
 - •30.5us (@32.768kHz system clock)
 - •0.122us (@8.192MHz system clock)

Internal memory

ML610Q111:

Flash memory:

- Internal 24Kbyte Flash memory (12K x 16bit) for program including unusable 32byte test data area.
- Internal 4Kbyte Flash memory (2K x 16bit) for data.

SRAM:

- Internal 2Kbyte data RAM (2K x 8bit)
- ML610Q112:

Flash memory:

- Internal 32Kbyte Flash memory (16K x 16bit) for program including unusable 32byte test data area.
- Internal 4Kbyte Flash memory (2K x 16bit) for data.

SRAM ·

- Internal 4Kbyte data RAM (4K x 8bit)
- Flash Memory operating condition and specification
 - Refer to the chapter Electrical characteristics "FLASH MEMORY SPECIFIACTION".

• Interrupt controller

- 1 non-maskable interrupt source (Internal source: 1(WDT))
- 30 maskable interrupt sources (Internal sources: 23, External source: 7)

• Time base counter (TBC)

- Low-speed time base counter: 1 channel
- High-speed time base counter: 1 channel
 - (This time base counter is divided by 1-16, then it can be used as a clock of the Timer and PWM.)

Watchdog timer (WDT)

- Non-maskable interrupt and reset
 - (Non-maskable interrupt is generated by the first overflow, and reset is generated by the second overflow)
- Free running
- Overflow period: 7 types selectable by software (23.4ms, 31.25ms, 62.5ms, 125ms, 500ms, 2s, and 8s)

Timer

- 8-bit x 6 channels (16-bit configuration available, 16-bit x 3ch)
- Supports auto reload timer mode/One shot timer mode
- Timer count start/stop by software or external input trigger
 - (Timer function with external trigger input supports for only 2ch. Selectable external pins/analog comparator output as an exeternal trigger.)
- The effective minimum pulse width of the external trigger input: Timer clock 3φ (about 183 ns @ 16.384 MHz)
- Allows measurement of pulse width etc. using an external trigger input.
- 8-selectable clock frequency as counter clock per channel

• PWM

- Resolution 16-bit
- Single output x 3ch, Multiple three outputs x 1ch
- Allows an output of the PWM signal in a cycle of about 122ns (@PLLCLK = 16.384MHz) to 2s (@LSCLK = 32.768kHz)
- Supports one shot PWM mode
- PWM start/stop by software and external trigger input
 - (Selectable external pins, analog comparator output or timer interrupt as external trigger)
- 3-selectable clock frequency as PWM clock per channel

• UART

- TXD/RXD x 2ch
- Half-Duplex Communication
- Bit length, parity/no parity, odd parity/even parity, 1 stop bit/2 stop bits
- Positive logic/negative logic selectable
- Built-in baud rate generator

• I²C bus interface

- Master function: standard mode (100kbit/s@8MHz), Fast mode (400kbit/s@8MHz)
- Slave function : standard mode (100kbit/s)

Synchronous serial port (SSIO)

- 1ch
- Master/slave selectable
- LSB first/MSB first selectable
- 8-bit length/16-bit length selectable
- Successive approximation type A/D converter (SA-ADC)
 - 10-bit A/D converter
 - Analog Input
 - ·6ch (ML610Q111)
 - ·8ch (ML610Q112)

Analog comparator

- 2ch
 - •ch0: Allows comparison of the voltage level of the two external pins or comparison of one external pin and internal reference voltage level.
 - \cdot ch1: Allows comparison of one external pin and internal reference voltage level
- Input common mode voltage range : $V_{DD} = 0.1 \text{V}$ to $V_{DD} 1.5 \text{V}$
- Internal reference voltage: 0.1-0.8V (Selectable in 50mV increments)
- Hysteresis (Comparator only): 20mV(Typ.)
- Allows selection of with/without interrupt sampling and interrupt edge.

General-purpose ports (GPIO)

- Input/output port
 - ·15ch (ML610O111)
 - ·25ch (ML610Q112)

Reset

- Reset by the RESET_N pin
- Reset by power-on detection
- Reset by the watchdog timer (WDT) 2nd overflow
- Reset by the voltage level supervisor (VLS) function: Selectable by software

Voltage level supervisor (VLS)

- 2ch
 - •ch0: It can be used for voltage level detection reset
 - •ch1: It can be used for voltage level detection interrupt
- Judgment accuracy: ±3.0% (Typ.)

Clock

- Low-speed clock:
 - Built-in RC oscillation (32.768kHz)
- High-speed clock:
 - Built-in PLL oscillation (16.384MHz)
 - · High-speed external clock (max. 8.192MHz)

Maximum CPU clock is 8.192MHz.

- Selection of high-speed clock mode by software:
 - Built-in PLL oscillation
 - · external clock

• Power management

- HALT mode: Instruction execution by CPU is suspended (peripheral circuits are in operating states)
- STOP mode: Stop of oscillation (Operations of CPU and peripheral circuits are stopped.)
- Clock gear: The frequency of system clock can be changed by software (1/1, 1/2, 1/4, or 1/8 of the oscillation clock).
- Block Control Function: Power down (reset registers and stop clock supply) the circuits of unused peripherals.

Shipment

– ML610Q111:

20-pin plastic TSSOP:

ML610Q111-xxxTD (blank product: ML610Q111-NNNTD)

- ML610Q112:

32-pin LQFP:

ML610Q112-xxxTC (blank product: ML610Q112-NNNTC)

32-pin WQFN: T.B.D

ML610Q112-xxxGD (blank product: ML610Q112-NNNGD)

• Guaranteed operating range

- Operating temperature: -40deg. to 125deg. (Flash write/erase: -20deg. to +85deg)
- Operating voltage: VDD=2.7V to 5.5V

BLOCK DIAGRAM

• ML610Q111 Block Diagram

The block diagram is shown in figure 1.

"*" means secondary function, tertiary function or quaternary function of each port.

"()*2" means the function of ML610Q112.




Figure 1. ML610Q111/ML610Q112 Block Diagram

PIN CONFIGURATION (Top view)


• ML610Q111-xxxTD The pin layout is shown in figure 2.

TM9OUT / PWMF0 / PC0 1	20 PC1 / PWMF1
RESET_N 2	19 PA0 / EXIO / AINO / PWMC / OUTCLK / TM9OUT
TEST 3	18 PB7 / AIN5 / RXD1 / LSCLK / PWMF0 / PWMC
CMP1OUT / OUTCLK / PWMC / RXD0 / AIN2 / EXI4 / PB0 4	17 V _{DD}
TXD1/TXD0/PWMD/AIN3/EXI5/PB1 5	16 V _{SS}
PWME / RXD1 / EXI6 / PB2 6	15 PB6 / AIN4 / CLKIN / SDA / PWMF1
TXD1/SIN/EXI7/PB3 7	PB5 / CMP0M / RXD0 / SCK / SCL / PWMF2
CMP0OUT / CLKIN / PWME / EXI2 / PA2 8	13 PB4 / CMP0P / SOUT / TXD0 / TXD1
TESTF 9	12 PA1 / EXI1 / AIN1 / CMP1P / PWMD / LSCLK / TMFOUT
TMFOUT / PC3 10	T11 PC2 / PWMF2
	

^{*} PIN No.4-8, 12-15, 18, 19 can be used as external trigger of the Timer E-F and PWMC-F.

Figure 2. ML610Q111 TSSOP20 Pin Configuration

ML610Q112-xxxTC
 The pin layout is shown in figure 3.



* PIN No.3, 5-8, 16-19, 24, 25 can be used as external trigger of the Timer E-F and PWMC-F.

Figure 3. ML610Q112 LQFP32 Pin Configuration

• ML610Q112-xxxGD **T.B.D**

Figure 4. ML610Q112 WQFN32 Pin Configuration

PIN DESCRIPTION

• PIN LIST

Table 1. ML610Q111/ML610Q112 Pin List

	PIN No.		Prima	ary fui	nction	Secon	dary fu	ınction	Terti	ary fu	nction	Quaterna	ary fun	ction
TBD FN	32 LQFP	20TS SOP	Name	I/O	Function	Name	I/O	Function	Name	I/O	Function	Name	I/O	function
21	21	16	V_{SS}	_	power supply	_	_	_	_			_		_
22	22	17	$V_{ m DD}$	_	power supply	_	_	_	_	_	_	_	_	_
9	9	9	TESTF	_	TEST	_	_	_		_	_		_	_
32	32	2	RESE T_N	I	SYSTEM	_	_	_		_	_		_	_
1	1	3	TEST	I/O	TEST	_	_		_	_	_	_	_	_
25	25	19	PA0/ EXI0/ AIN0/ TnTG*/ PmTG**	I/O	GPIO/ EXINT/ SA-ADC/ TIMER/ PWM	PWMC	О	PWM	OUTCLK	О	SYSTEM	TM9OUT	О	TIMER
16	16	12	PA1/ EXI1/ AIN1/ CMP1P/ TnTG*/ PmTG**	I/O	GPIO/ EXINT/ SA-ADC/ COMP/ TIMER/ PWM	PWMD	0	PWM	LSCLK	0	SYSTEM	TMFOUT	0	TIMER
8	8	8	PA2/ EXI2/ TnTG*/ PmTG**	I/O	GPIO/ EXINT/ TIMER/ PWM	PWME	0	PWM	CLKIN	I	SYSTEM	CMP0OUT	0	COMP
3	3	4	PB0/ EXI4/ AIN2/ RXD0/ TnTG*/ PmTG**	I/O	GPIO/ EXINT/ SA-ADC/ UART/ TIMER/ PWM	PWMC	0	PWM	OUTCLK	0	SYSTEM	CMP1OUT	0	COMP
5	5	5	PB1/ EXI5/ AIN3/ TnTG*/ PmTG**	I/O	GPIO/ EXINT/ SA-ADC/ TIMER/ PWM	PWMD	0	PWM	TXD0	0	UART	TXD1	0	UART
6	6	6	PB2/ EXI6/ RXD1/ TnTG*/ PmTG**	I/O	GPIO/ EXINT/ UART/ TIMER/ PWM	PWME	О	PWM	_	_		_	_	_
7	7	7	PB3/ EXI7/ TnTG*/ PmTG**	I/O	GPIO/ EXINT/ TIMER/ PWM	SIN	I	SSIO	TXD1	О	UART			_
17	17	13	PB4/ CMP0P	I/O	GPIO/ COMP	SOUT	О	SSIO	TXD0	О	UART	TXD1	О	UART
18	18	14	PB5/ RXD0/ CMP0M	I/O	GPIO/ UART/ COMP	SCK	I/O	SSIO	SCL	I/O	I ² C	PWMF2	О	PWM
19	19	15	PB6/ AIN4	I/O	GPIO/ SA-ADC	CLKIN	I	SYSTEM	SDA	I/O	I ² C	PWMF1	0	PWM
24	24	18	PB7/ AIN5/ RXD1	I/O	GPIO/ SA-ADC/ UART	LSCLK	О	SYSTEM	PWMF0	0	PWM	PWMC	0	PWM
30	30	1	PC0	I/O	GPIO	_	_	_	PWMF0	О	PWM	TM9OUT	О	TIMER
27	27	20	PC1	I/O	GPIO		_	_	PWMF1	О	PWM	_	_	_
14	14	11	PC2	I/O	GPIO	_	_	_	PWMF2	О	PWM		_	
11	11	10	PC3	I/O	GPIO	_	_	_			_	TMFOUT	0	TIMER
29	29		PC4	I/O	GPIO				SCL	I/O	I ² C	_		_
28	28	_	PC5	I/O	GPIO	_	_	_	SDA	I/O	I ² C	_		_
26	26	_	PC6/ AIN6	I/O	GPIO/ SA-ADC	_	_	_	_	_	_	_	_	_
23	23	_	PC7/ AIN7	I/O	GPIO/ SA-ADC	_	—	_	_	_	_	_	_	_
31	31	_	PD0	I/O	GPIO/	_	_	_	_		_	_	_	_
2	2		PD1	I/O	GPIO/	_	_	_	_		_	_		_
10	10		PD2	I/O	GPIO		_			_	_	_	_	
12	12	_	PD3	I/O	GPIO		_		_	_	_	_	_	_
13	13	_	PD4	I/O	GPIO	_		_					_	
15	15		PD5	I/O	GPIO	_	_	_	_	_	_		_	_
: TnTG	= TET(2 TET	G											

^{* :} TnTG = TETG, TFTG.

^{**:} PmTG = PCTG, PDTG, PETG, PFTG.

PIN DESCRIPTION

Table 2. ML610Q111/ML610Q112 Pin Description

Pin name	I/O	Description		Logic
System				
RESET_N	I	Reset input pin. When this pin is set to "L" level, system reset mode is set and the internal section is initialized. When this pin is set to "H" level subsequently, program execution starts. A pull-up resistor is internally connected.	Primary	Negative
CLKIN	I	High-speed clock input pin. This pin is used as the secondary function of PB6 pin and also as the tertiary function of PA2 pin.	Secondary, Tertiary	_
LSCLK	О	Low-speed clock output pin. This pin is used as the secondary function of PB7 pin and also as the tertiary function of the PA1.	Secondary, Tertiary	_
OUTCLK	О	High-speed clock output pin. This pin is used as the tertiary function of the PA0 and PB0 pin.	Tertiary	_
General Purpose	Input Po	rt		
PA0 to PA2 PB0 to PB7 PC0 to PC7 PD0 to PD5	I/O	General-purpose input/output port. Since these pins have secondary, tertiary or quaternary functions, the pins cannot be used as a port when the secondary, tertiary or quaternary functions are used.	Primary	Positive
Synchronous Seri	al I/O			T
SIN	I	Synchronous serial data input pin. This pin is used as the secondary function of PB3 pin.	Secondary	Positive
SCK	I/O	Synchronous serial clock input/output pin. This pin is used as the secondary function of PB5 pin.	Secondary	
SOUT	О	Synchronous serial data output pin. This pin is used as the secondary function of PB4 pin.	Secondary	Positive
UART				
TXD0	О	UART0 data output pin. This pin is used as the tertiary function of the PB1 and PB4 pin.	Tertiary	Positive
RXD0	I	UART0 data input pin. This pin is used as the primary function of the PB0 and PB5 pin	Primary	Positive
TXD1	О	UART1 data output pin. This pin is used as the tertiary function of the PB3 pin and also the quaternary function of the PB1 and PB4 pin.	Tertiary Quaternary	Positive
RXD1	I	UART1 data input pin. This pin is used as the primary function of the PB2 and PB7 pin.	Primary	Positive
I ² C Bus Interface				T
SCL	I/O	Serial clock input/output. This pin is used as the tertiary function of the PB5 and PC4 pin.	Tertiary	Positive
SDA	I/O	Serial data input/output. This pin is used as the tertiary function of the PB6 and PC5 pin.	Tertiary	Positive
PWMC	0	PWMC output pin. This pin is used as the secondary function of the PA0 and PB0 and also the quaternary function of the PB7 pin.	Secondary Quaternary	Positive/ Negative
PWMD	О	PWMD output pin. This pin is used as the secondary function of the PA1 and PB1 pin.	Secondary	Positive/ Negative
PWME	О	PWME output pin. This pin is used as the secondary function of the PA2 and PB2 pin.	Secondary	Positive/ Negative
PWMF0	О	PWMF0 output pin. This pin is used as the tertiary function of the PB7 and PC0 pin.	Tertiary	Positive/ Negative
PWMF1	О	PWMF1 output pin. This pin is used as the tertiary function of the PC1 and also the quaternary function of PB6 pin.	Tertiary/ Quaternary	Positive/ Negative
PWMF2	О	PWMF2 output pin. This pin is used as the tertiary function of the PC2 and also the quaternary function of the PB5 pin.	Tertiary/ Quaternary	Positive/ Negative

	1		Primary	
			•	
Pin name	I/O	Description	Secondary	Logic
		·	Tertiary,	C
			Quaternary	
External Interrupt	<u> </u>			
EXI0 to 2	ī	External maskable interrupt input pins. Interrupt enable and edge selection can be performed for	Primary	Positive/
Entro to 2	•	each bit by software. These pins are used as the primary functions of the PA0 – PA2 pins.	111111111	negative
EXI4 to 7	I	External maskable interrupt input pins. Interrupt enable and edge selection can be performed for	Primary	Positive/
EAI4 to 7	1	each bit by software. These pins are used as the primary functions of the PB0 – PB3 pins.	Tilliary	negative
Timer				
TETE, TFTG	I	External clock input pin used for both Timer E and Timer F.These pins are used as the primary	Primary	
TETE, TITO	1	function of the PA0-PA2, PB0-PB7 pins.	Tilliary	
TM9OUT	О	Timer 9 output pin. This pin is used as the quaternary function of the PA0 and PC0 pin.	Quaternary	Positive
TMFOUT	О	Timer F output pin. This pin is used as the quaternary function of the PA1 and PC3 pin.	Quaternary	Positive
Successive approx	ximation	type A/D converter		
AIN0	I	Channel 0 analog input for successive approximation type A/D converter. This pin is used as the	Primary	
		primary function of the PA0 pin.	Filliary	
AIN1	I	Channel 1 analog input for successive approximation type A/D converter. This pin is used as the	Primary	
		primary function of the PA1 pin.	Primary	_
AIN2	I	Channel 2 analog input for successive approximation type A/D converter. This pin is used as the	D.:	
		primary function of the PB0 pin.	Primary	_
AIN3	I	Channel 3 analog input for successive approximation type A/D converter. This pin is used as the	ъ.	
		primary function of the PB1 pin.	Primary	_
AIN4	I	Channel 4 analog input for successive approximation type A/D converter. This pin is used as the	ъ.	
		primary function of the PB6 pin.	Primary	
AIN5	I	Channel 5 analog input for successive approximation type A/D converter. This pin is used as the		
		primary function of the PB7 pin.	Primary	_
AIN6	I	Channel 6 analog input for successive approximation type A/D converter. This pin is used as the		
711110	1	primary function of the PC6 pin.	Primary	_
AIN7	I	Channel 7 analog input for successive approximation type A/D converter. This pin is used as the		
711117	1	primary function of the PC7 pin.	Primary	_
Comparator	ı	primary random of the Fe/ pin.		
Comparator				
CMP0P	I	Non-inverting input for comparator0. This pin is used as the primary function of the PB4 pin.	Primary	
CMP0M	I	Inverting input for comparator0. This pin is used as the primary function of the PB5 pin.	Primary	_
CMP0OUT	О	Output for comparator 0. This pin is used as the quaternary function of the PA2 pin.	Quaternary	_
CMP1P	I	Non-inverting input for comparator 1. This pin is used as the primary function of the PA1 pin.	Primary	_
CMP1OUT	О	Output for comparator1. This pin is used as the quaternary function of the PB0 pin.	Quaternary	_
TEST	•	, , , , , , , , , , , , , , , , , , ,		
	1	T		
TEST	I/O	Input/output pin for testing. A pull-down resistor is internally connected.	_	Positive
TESTF	_	Test pin for flash memory. A pull-down resistor is internally connected.		
Power Supply				
V_{SS}		Negative power supply pin.		_
V_{DD}	_	Positive power supply pin.	_	_

TERMINATION OF UNUSED PINS

Table 3 shows methods of terminating the unused pins for ML610Q111/ML610Q112

Table 3. Termination of Unused Pins

Pin	Recommended pin termination
RESET_N	Open
TEST	Open
TESTF	Open
PA0 to PA2	Open
PB0 to PB7	Open
PC0 to PC7	Open
PD0 to PD5	Open
N.C.	Open

Note:

It is recommended to set the unused input ports and input/output ports to the inputs with pull-down resistors/pull-up resistors or the output mode since the supply current may become excessively large if the pins are left open in the high impedance input setting.

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

(V_{SS}=0V)

Parameter	Symbol	Condition	Rating	Unit
Power supply voltage	V_{DD}	Ta = 25°C	-0.3 to +7.0	V
Input voltage	V _{IN}	Ta = 25°C	-0.3 to V _{DD} +0.3	V
Output voltage	V _{OUT}	Ta = 25°C	-0.3 to V _{DD} +0.3	V
Output current	I _{OUT}	Ta = 25°C	-12 to +11	mA
Power dissipation	PD	Ta = 25°C	TBD	W
Storage temperature	T _{STG}	_	TBD	°C

RECOMMENDED OPERATING CONDITIONS

 $(V_{SS}=0V)$

Parameter	Symbol	Condition	Range	Unit
Operating temperature	T _{OP}	_	-40 to +125*1	°C
Operating voltage	V_{DD}	_	2.7 to 5.5	V

 $^{^{\}star 1}$: Use the junction temperature range does not exceed 125 °C

• FLASH MEMORY SPECIFICATION

(V_{SS}= 0V)

				(- 55	
Parameter	Symbol	Condition	Rating	Unit	
Operating temperature	т	At read	-40 to +125*1	°C	
Operating temperature	T _{OP}	At write/erase	-20 to +85*2	°C	
Rewrite counts*3	C_{EPD}	Data flash memory (4KB)	6000	ovoloo	
Rewrite Courts	C _{EPP}	Program flash memory	80	cycles	
	-		Program flash and Data flash memory	_	
	_	Block-erase	8	КВ	
Erase unit		(Program flash memory)	O		
Erase uniit		Block-erase	4	KB	
	_	(Data flash memory)	4	ND	
		Sector-erase	1	IVD	
	_	(Data flash memory)	1	KB	
Erase time (max.)	_	Chip-erase/Block-erase/Sector-erase	100	ms	
Write unit	_	_	1word(2bytes)	_	
Write time (max.)	_	1word(2bytes)	40	us	
Data retention*4	Y_{DR}	_	15	years	

^{*1:} Use the junction temperature range does not exceed 125 °C

In addition, following capability of Flash memory is available;

- security function: providing security ID for the protection of program code implemented in Flash memory
- accidental-write protection: providing special sequence to protect accidental write data to Flash memory. By writing "0FAx" and "0F5x" sequentially, before write/erase, writing one word is available just only one time.
- erase interrupt function: in the case of external interrupt during erasing flash memory, erase execution is suspended. And then the interrupt is activated. Please re-erase after interrupt execution.

^{*2:} Use the junction temperature range does not exceed 85 °C

^{*3:} Rewrite counts is counted as one even if you erase suspend.

 $^{^{\}star 4}\!\!:$ However, keep active time of the LSI from exceeding ten years.

• DC CHARACTERISTICS (Supply Current)

(V_{DD}=2.7 to 5.5V, V_{SS}=0V, Tj=-40 to +125°C, unless otherwise specified)

Parameter	Symbol	Condition	Rating	1	1	Unit	Measuring
r ai ailletei	Syllibol	Condition	Min.		Max.	Offic	circuit
0	IDD4	CPU : In STOP state					
Supply current 1	IDD1	(All clock stop) V _{DD} =5.0V	_	1	TBD	μА	
Supply current 2	IDD2	CPU : In HALT state* ¹ (Only CR oscillation operates) V _{DD} =5.0V	_	TBD	_	μА	
Supply current 3	IDD3	CPU: CR32.768kHz operating state* ² (Only CR oscillation operates) V _{DD} =5.0V	_	TBD	_	μА	1
Supply current 4	IDD4	CPU: CR8.192MHz operating state* ³ (CR and PLL oscillation operate) V _{DD} =5.0V	_	5	TBD	mA	

^{*1:} LTBC and WDT are operating ,and significant bits of BLKCON0 to BLKCON7 registers are all "1".

• DC CHARACTERISTICS (VLS, Comparator)

(V_{DD} =2.7 to 5.5V, V_{SS} =0V, Tj=-40 to +125°C, unless otherwise specified)

Danasatas	Cumahal	Condition		Rating			1.1	Measuring
Parameter	Symbol	Condition		Min.	Тур.	Max.	Unit	circuit
VLS0 threshold voltage	V _{VLS0F}	Ta=25°C		Typ -3.0%	2.85	Typ +3.0%		
(V _{DD} =fall)	V VLS0F	_		Typ -5.0%	2.00	Typ +5.0%		
VLS0 threshold voltage (V _{DD} =rise)	V _{VLS0R}	Ta=25°C		Typ -3.0%	2.92	Typ +3.0%		
	V VLS0R	_		Typ -5.0%		Typ +5.0%		
			VLS1=0		3.3		V	
	V _{VLS1}	Ta=25°C	VLS1=1	-3.0%	3.6	Тур	-	1
			VLS1=2		3.9	+3.0%		
VLS1 threshold voltage			VLS1=3		4.2			
(V _{DD} =fall)			VLS1=0	Typ -5.0%	3.3	Typ +5.0%		
(100 10)			VLS1=1		3.6			
		_	VLS1=2		3.9			
			VLS1=3		4.2			
Comparator0 In-phase input voltage range	V _{CMR}	_		0.1	_	V _{DD} -1.5	V	
Comparator0	V _{HYSP}	Ta=25°C , V _{DD} = \$	5.0V	10	20	30		
hysteresis	VHYSP	$V_{DD} = 5.0V$		5	20	35		
Comparator0 Input offset voltage	V _{CMOF}	Ta=25°C , V _{DD} = 9	5.0V	_	_	7	mV	
Comparator		Ta=25°C		-25	_	25		
Reference- voltage error*1	V _{CMREF}	_		-50	_	50		

^{*1 :}Comparator input offset voltage is included.

 $^{^{\}star 2}$: When the CPU operating rate is 100%. Minimum instruction execution time: Approx 30.52 μ s (at 32.768kHz system clock)

^{*3:} When the CPU operating rate is 100%. Minimum instruction execution time: Approx 122 ns (at 8.192MHz system clock)

DC CHARACTERISTICS (IO pins)

(V_{DD} =2.7 to 5.5V, V_{SS} =0V, Tj=-40 to +125°C, unless otherwise specified)

Davamatar	Symbol Condition		Rating		l lmit	Measuring	
Parameter	Symbol	nboi Condition		Тур.	Max.	Unit	circuit
Output voltage (TEST,	VOH	IOH=-3.0mA, V _{DD} =4.5V* ¹	V _{DD} -0.7	_	_	V	2
PA0-2, PB0-7, PC0-7, PD0-5)	VOL	OL IOL=+8.5mA, V _{DD} =4.5V* ¹		_	0.6	v	L
Output leakage (PA0-2, PB0-7,	ЮОН	VOH = V _{DD} (in high-impedance state)	_	_	+1	- μ A	3
PC0-7, PD0-5)	IOOL	VOL = V _{SS} (in high-impedance state)	-1	_	_	μΑ	3
Input current 1	IIH1	VIH1 = V _{DD}	_	_	1		
(RESET_N)	IIL1	$VIL1 = V_{SS}, V_{DD} = 5.0V$	-650	-500	-350		
Input current 2	IIH2	$VIH2=V_{DD}=5.0V$	20	115	200		
(TEST)	IIL2	VIL2 = V _{SS}	-1	_	_	- μ A	4
	IIH3	$VIH3 = V_{DD} = 5.0V$ (when pulled-down)	20	115	200	μΑ	7
Input current 3 (PA0-2, PB0-7,	IIL3	VIL3 = V_{SS} , V_{DD} = 5.0V (when pulled-up)	-200	-100	-20		
PC0-7, PD0-5)	IIH3Z	VIH3 = V_{DD} (in high-impedance stat)	_	_	1		
	IIL3Z	VIH3 = V _{ss} (in high-impedance stat)	-1	_	_		


 $^{^{\}star 1}$: When the one terminal output state.

(V_{DD}=2.7 to 5.5V, V_{SS}=0V, Tj=-40 to +125°C, unless otherwise specified)

	0 - 1 - 1		Rating			Linit	Measuring	
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	circuit	
Input voltage 1 (RESET_N, TEST, PA0-2, PB0-7, PC0-7, PD0-5)	VIH1	_	0.7 ×V _{DD}	_	V_{DD}	.,	2	
	VIL1	_	0	_	0.3 ×V _{DD}	V	2	
Input pin capacitance (PA0-2, PB0-7, PC0-7, PD0-5)	CIN	f = 10kHz Ta = 25°C	_	_	20	pF	_	


MEASURING CIRCUITS

Measuring circuit 1




 C_V : $1\mu F$


Measuring circuit 2



Measuring circuit 3



Measuring circuit 4



- *1: Input logic circuit to determine the specified measuring conditions.
- *2: Measured at the specified output pins.
- *3: Measured at the specified input pins.

• AC CHARACTERISTICS (Clock)

Λ.	I_{DD} =2.7 to 5.5V,	\/=0\/ Ti:	=_10 to ±125°	C unlace	othonwico	enacified)
(v	DD-2.7 to 3.3 v,	vss-0v, 1j-	40 10 1 123	C, unicoo	Other wise	specified)


(188 211 to 5151, 133 5				,	0 01110111100	
Parameter	Symbol	Condition	Rating			Linit
Farameter	Symbol Condition		Min.	Тур.	Max.	Unit
		Ta = 25°C	Typ. -1%		Typ. +1%	
32kHz RC oscillation frequency	f _{RCL}	Ta=-40 to 85°C	Typ. -3%	32.768	Typ. +3%	kHz
		_	Typ. -5%		Typ. +5%	
		Ta = 25°C	Typ. -1%		Typ. +1%	MHz
PLL oscillation frequency *1	f _{PLL}	Ta = -40 to 85°C	Typ. -3%	16.384	Typ. +3%	
		_	Typ. -5%		Typ. +5%	

^{*1: 1024} clock average. Maximum CPU clock frequency is f_{PLL}/2.

• AC CHARACTERISTICS (Power on / Reset sequence)

(V_{DD} =2.7 to 5.5V, V_{SS} =0V, Tj=-40 to +125°C, unless otherwise specified)

		(22		,			
Darameter	Cumbal	Condition	Rating			1.1:4	
Parameter	Symbol Condition		Min.	Тур.	Max.	Unit	
Reset pulse width	P _{RST}	_	100	_	_	μS	
Reset noise elimination pulse width	P _{NRST}	_		_	0.4	ms	
Power-on reset activation power rise time	T _{POR}	_		_	10	1115	




External Reset sequence



• AC CHARACTERISTICS (External Interrupt)

(V_{DD} =2.7 to 5.5V, V_{SS} =0V, Tj=-40 to +125°C, unless otherwise specified)


Parameter	Symbol	Condition	Rating			Unit	
raiaillelei	Symbol	Condition		Тур.	Max.	Offic	
External interrupt disable period	T _{NUL}	Interrupt: Enabled (MIE = 1), CPU: NOP operation System clock: 32.768kHz		_	3.5 x sysclk	μs	



• AC CHARACTERISTICS (Synchronous Serial Port)

(V _{DD} -2.7 to 5.5V, V _{SS} -0V, 1)-40 to +125 C, unless otherwise specified)							
Parameter	Symbol	Condition		Rating		Unit	
Farameter	Symbol	Condition	Min.	Тур.	Max.	Offic	
SCK input cycle	t _{scyc}	When high-speed oscillation is not active	10	_	_	μS	
(slave mode)	ISCYC	When high-speed oscillation is active	500	_	_	ns	
SCKoutput cycle (master mode)	t _{scyc}	_	_	SCK*1	_	s	
SCK input pulse width	SCK input pulse width		4	_	_	μS	
(slave mode)	tsw	When high-speed oscillation is active	200	_	_	ns	
SCK output pulse width (master mode)	t _{sw}	_	t _{scyc} ×0.4	t _{scyc} ×0.5	t _{scyc} ×0.6	s	
SOUT output delay (slave mode)	t _{SD}	_	_	_	180	ns	
SOUT output delay (master mode)	t _{SD}	_	_	_	80	ns	
SIN input							
setup time	tss	_	50	_	_	ns	
(slave mode)							
SIN input hold time	t _{SH}		50	_	_	ns	

^{*1:} Clock period selected with S0CK3-0 of the serial port 0 mode register(SIO0MOD1)



^{*:} Indicates the secondary function of the port.


• AC CHARACTERISTICS (I²C Bus Interface: Standard Mode 100kHz)

Parameter	Symbol	Condition		Unit			
Farameter	Symbol Condition		Min.	Тур.	Max.	Offic	
SCL clock frequency	f _{SCL}	_	0	_	100	kHz	
SCL hold time			4.0				
(start/restart condition)	t _{HD:STA}	_	4.0	_	_	μS	
SCL"L" level time	t _{LOW}	_	4.7	_	_	μS	
SCL"H" level time	t _{HIGH}	_	4.0	_	_	μS	
SCL setup time	4		4.7				
(restart condition)	t _{SU:STA}	_	4.7	_	_	μS	
SDA hold time	t _{HD:DAT}	_	0	_	_	μS	
SDA setup time	t _{SU:DAT}	_	0.25	_	_	μS	
SDA setup time	4		4.0				
(stop condition)	t _{su:sto}	_	4.0	_	_	μS	
Bus-free time	t _{BUF}	_	4.7	_	_	μS	

• AC CHARACTERISTICS (I²C Bus Interface: Fast Mode 400kHz)

(V_{DD} =2.7 to 5.5V, V_{SS} =0V, Tj=-40 to +125°C, unless otherwise specified)


		, ==		Rating			
Parameter	Symbol Condition		Min.	Тур.	Max.	Unit	
SCL clock frequency	f _{SCL}	_	0	_	400	kHz	
SCL hold time (start/restart condition)	t _{HD:STA}	_	0.6	_	_	μS	
SCL"L" level time	t _{LOW}	_	1.3	_	_	μS	
SCL"H" level time	t _{HIGH}	_	0.6	_	_	μS	
SCL setup time (restart condition)	t _{SU:STA}	_	0.6	_	_	μS	
SDA hold time	t _{HD:DAT}	_	0	_	_	μS	
SDA setup time	t _{SU:DAT}	_	0.1	_	_	μS	
SDA setup time (stop condition)	t _{su:sto}	_	0.6	_	_	μS	
Bus-free time	t _{BUF}	_	1.3	_	_	μS	



• Electrical Characteristics of Successive Approximation Type A/D Converter

Parameter	Symbol	Condition		Unit			
- Farameter	Symbol	Condition		Тур.	Max.	UTIIL	
Resolution	n	_	1	_	10	bit	
Integral non-linearity error	INL	_	-4	_	+4		
Differential non-linearity	DNL		-3		+3		
error	DINL	_	-5		7	LSB	
Zero-scale error	V_{OFF}	_	-4		+4		
Full-scale error	FSE	_	-4	_	+4		
Conversion time	t _{CONV}	_	1	102	1	φ/CH	

Φ : period of OSCLK (more than 3MHz)



PACKAGE DIMENSIONS

• ML610Q111-xxxTD





Figure B-1 TSSOP20

ML610Q112-xxxTC



FigureB-2 LQFP32

Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact our responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

REVISION HISTORY

		Pa	ge	
Document No.	Date	Previous Edition	Current Edition	Description
PEDL610Q111-01	2013.3.8	_	_	Preliminary edition 1
PEDL610Q111-02	2013.3.21	_	_	modified a format

NOTES

No copying or reproduction of this document, in part or in whole, is permitted without the consent of LAPIS Semiconductor Co., Ltd.

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing LAPIS Semiconductor's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from LAPIS Semiconductor upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, LAPIS Semiconductor shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. LAPIS Semiconductor does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by LAPIS Semiconductor and other parties. LAPIS Semiconductor shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While LAPIS Semiconductor always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. LAPIS Semiconductor shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). LAPIS Semiconductor shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

Copyright 2013 LAPIS Semiconductor Co., Ltd.