REVISIONS LAYER STACKING DETAIL REV DESCRIPTION DATE APPROVED Finished Diff. Gap Copper | Copper Dielectric Required Material Layer Impedance | Weight | Thickness Thickness (Mils) Ref. Layer | Layer # NOTES: Type - Ply (Mils) Туре (Mils) (Öhms) (Oz^{-}) (Mils) 1. Specifications. Solder Mask 1.2 A. Fabricate IAW IPC600, latest revision. Plating 1.2 B. Producibility study - It is the responds ibility of the supplier to conduct a thorough review of the artwork and media for TOP 0.5 0.7 85 manufacturability in the supplier's process compliance to all applicable specifications. Customer must be advised in Prepreg 4.4 writing (in advance of manufacturing) of any changes, revisions, or GND 1.4 corrections made or recommendations to ensure conformance to 47 Core standards, and of any specifications that cannot be met. D. This drawing is to be used in conjunction with the provided gerber and drill data when applicable. PWR 1.4 Prepreg 4.4 E. All notes are "Unless Otherwise Specified." 0.5 0.7 ВОТ 85 2. Material A. FR4. Plating 1.2 B. Color to be opaque. Solder Mask 1.2 3. Soldermask Total Overal Thickness: 64.8 +/- 10% Solder mask both sides with (green color) liquid DRILL CHART: TOP to BOTTOM photoimageable soldermask, 003 max. thickness. Material Type FR4 Soldermask over bare copper. ALL UNITS ARE IN MILS Soldermask is allowed in via holes. FIGURE TOLERANCE SIZE PLATED QTY 4. Drillina +0.0/-8.0 PLATED 8.0 20 A. All hole diameters are finished sizes. 10.0 + 3 . 0 / - 3 . 0 PLATED 331 B. All hole to be +/- .003 from true position unless otherwise specified. 25.0 + 3 . 0 / - 3 . 0 PLATED 2 C. All hole diameters to be +/- .003 unless otherwise specified. D. An NC drill file has been supplied - see drill table. + 3 . 0 / - 3 . 0 PLATED 28.0 9 5. Finish + 3 . 0 / - 3 . 0 PLATED 7 1 40.0 A. Plate thru with copper .0010 min to .002 max. thickness drill size + 3 . 0 / - 3 . 0 PLATED m 91.0 dimension apply after plating. $\langle \dagger \rangle$ + 3 . 0 / - 3 . 0 150.0 PLATED B. Use gold immersion over nickel. C. Finished boards shall not have nicks, 56.0 + 2 . 0 / - 2 . 0 NON-PLATED scratches, voids, exposed copper, poor plating, all misdrilled holes. + 3 . 0 / - 3 . 0 51.181x27.559 PLATED 2 6. Silkscreen 59.0x28.0 + 3 . 0 / - 3 . 0 PLATED A. Silkscreen using white non-conductive epoxy or equivalent (both sides). 67.0x24.0 + 3 . 0 / - 3 . 0 PLATED 2 B. No silkscreen allowed on exposed lands. 74.803x27.559 + 3 . 0 / - 3 . 0 PLATED C. Silkscreen must be a minimum of 3mm away form fiducial marks. 77.0x48.0 + 3 . 0 / - 3 . 0 PLATED D. Minimum clearance between silkscreen legend and vias, pads, or holes to be .005. 77.0x48.0 + 3 . 0 / - 3 . 0 PLATED E. Silkscreen is allowed in via holes. 87.0x24.0 + 3 . 0 / - 3 . 0 PLATED 7. Electrical Test A. All boards shall be 100% electrically tested for opens/short at 10 volts. MIL-SPEC boards to be tested at 40 volts. B. Apply test stamp in non-legend area on solder side of PCB. 2.325 [59.055] C. Test is required on both sides of the board. 8. Cleanliness A. Boards shall be free of fiber glass dust or any other foreign material. B. Finished boards must conform to 0.01 MG/IN max NAcL ionic contamination 0000 as meaxured by the omega meter 600SMD. 8m 000000 9. Packaging There shall be a max of 25 units per package, individually wrapped, and shipped in cardboard cratons with sufficient surrounding material to prevend shipping damage. 10. Bow and Twist Bow and twist to be .007 IN/IN or .090 max according to IPC-A-600D. 11. Inspection A. Automatic optical inspection of all layers required. B. The impedance should be controlled by stackup layer. 12. Inside corners should be rounded-off 13. Changes to board geometries and apertures are not allowed unless they are approved by customer. 14. Rounding is allowed on 90 degree corners with the size of standard routing bit. FAB NOTE FAB DRAWING ROHM SEMICONDUCTOR USA ROHM ROJECT NAME: EVK2 PN:BM92T70-DEVICE-EVK-101 DESIGNER: PTEC TOLERANCES CHECKER: INITIAL DATE: 2016-03-18 FAB NUMBER NUMBER 4

APT PTIM - PA