



LAYER: 01	COMPANY NAME:				
PRIMARY-SIDE	ROHM SEMICONDUCTOR US	Α			
DESIGNER: PTEC	PROJECT NAME:				
CHECKER: ROHM SEMICONDUCTOR	EVK2 PN:BM92T70-DEVICE-EVK-1	01			
DATE: 2016-03-18	PROJECT NUMBER:	REV.			
JOB#:	NUMBER	04			


TOLERANCES

DECIMAL ANGLE

X±.1 ±30


XX±.03 MACH FINISH

XXX±.010 √





1.0. CMD	COMPANY NAME:				
L2_GND	ROHM SEMICONDUCTOR US	A			
DESIGNER: PTEC	PROJECT NAME:				
CHECKER: ROHM SEMICONDUCTOR	EVK2 PN:BM92T70-DEVICE-EVK-101				
DATE: 2016-03-18	PROJECT NUMBER:	REV.			
JOB#:	NUMBER	04			





1.2 01110	COMPANY NAME:				
L3_PWR	ROHM SEMICONDUCTOR US	A			
DESIGNER: PTEC	PROJECT NAME:				
CHECKER: ROHM SEMICONDUCTOR	EVK2 PN:BM92T70-DEVICE-EVK-101				
DATE: 2016-03-18	PROJECT NUMBER:	REV.			
JOB#:	NUMBER	04			


TOLERANCES

DECIMAL ANGLE


X±.1 ±30

XX±.03 MACH FINISH

XXX±.010




UNLESS OTHERWISE PECIFIED DIMENSIONS ARE IN INCHES	e A	COMPANY NAME: ROHM SEMICONDUCTOR US	LAYER:04 SECONDARY-SIDE	ROHM SEMICONDUCTOR
TOLERANCES		PROJECT NAME:	DESIGNER: PTEC	
DECIMAL ANGLE	01	EVK2 PN:BM92T70-DEVICE-EVK-1	CHECKER: ROHM SEMICONDUCTOR	
X±.1 ±30 XX±.03 MACH FINISH	REV.	PROJECT NUMBER:	DATE: 2016-03-18	
XXX ±.010	0.4	NUMBER	J08#:	






SILKSCREEN	COMPANY NAME:		UNLESS OTHERWISE
PRIMARY-SIDE	ROHM SEMICONDUCTOR US	A	SPECIFIED DIMENSIONS ARE IN INCHES
DESIGNER: PTEC	PROJECT NAME:		TOLERANCES
CHECKER: ROHM SEMICONDUCTOR	EVK2 PN:BM92T70-DEVICE-EVK-1	.01	DECIMAL ANGLE
DATE: 2016-03-18	PROJECT NUMBER:	REV.	X ± .1 ± 30 XX ± .03 MACH FINISH
JOB#:	NUMBER	04	XXX ± .010



UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES	SILKSCREEN COMPANY NAME: SECONDARY-SIDE ROHM SEMICONDUCTOR USA	ROHM SEMICONDUCTOR
TOLERANCES	DESIGNER: PTEC PROJECT NAME:	
DECIMAL ANGLE	CHECKER:ROHM SEMICONDUCTOR EVK2 PN:BM92T70-DEVICE-EVK-101	
X±.1 ±30 XX±.03 MACH FINISH	DATE: 2016-03-18 PROJECT NUMBER: REV.	
XXX ±.010	JOB#: NUMBER 04	






SOLDERMASK	COMPANY NAME:	
PRIMARY-SIDE	ROHM SEMICONDUCTOR US	Α
DESIGNER: PTEC	PROJECT NAME:	
CHECKER: ROHM SEMICONDUCTOR	EVK2 PN:BM92T70-DEVICE-EVK-1	01
DATE: 2016-03-18	PROJECT NUMBER:	REV.
JOB#:	NUMBER	04

TOLERANCES

DECIMAL ANGLE
X±.1 ±30
XX±.03 MACH FINISH
XXX±.010 ✓






	COMPANY NAME:	SOLDERMASK
Α	ROHM SEMICONDUCTOR US	SECONDARY-SIDE
	PROJECT NAME:	DESIGNER: PTEC
0 1	EVK2 PN:BM92T70-DEVICE-EVK-1	CHECKER: ROHM SEMICONDUCTOR
REV.	PROJECT NUMBER:	DATE: 2016-03-18
0.4	NUMBER	JOB#:

> TOLERANCES ANGLE

±30 XX±.03 MACH FINISH (XX±.010 ✓ XXX ± .010

DECIMAL X ± .1





PASTEMASK	COMPANY NAME:		UNLESS OTHERWISE
PRIMARY-SIDE	ROHM SEMICONDUCTOR US	Α	SPECIFIED DIMENSIONS ARE IN INCHES
DESIGNER: PTEC	PROJECT NAME:		TOLERANCES
CHECKER: ROHM SEMICONDUCTOR	EVK2 PN:BM92T70-DEVICE-EVK-1	01	DECIMAL ANGLE
DATE: 2016-03-18	PROJECT NUMBER:	REV.	X ± .1 ± 30 XX ± .03 MACH FINISH
JOB#:	NUMBER	04	XXX ± .010 J

```
0.0
-
-
         =
        100
               ...
   - -
                  - -
                      86
                      5 11
                  10.00
   ----
            iii.
                   ....
   0.00
   0.00
      ** 1
     111111
```

ROHM

	COMPANY NAME:	PASTEMASK
Α	ROHM SEMICONDUCTOR US	SECONDARY-SIDE
	PROJECT NAME:	DESIGNER: PTEC
01	EVK2 PN:BM92T70-DEVICE-EVK-1	CHECKER: ROHM SEMICONDUCTOR
REV	PROJECT NUMBER:	DATE: 2016-03-18
04	NUMBER	JOB#:

UNLESS OTHERWISE
SPECIFIED DIMENSIONS
ARE IN INCHES
TOLERANCES
X±.1 ±30
X±.1 ±30
XX±.03 MACH F_INISH

ART FILM - ASSY_TOP

	4	3	2			REVISIONS			
				REV	DESCRIF		DATE	APPROVED	_
								-	
В									B
		PCS 1964 W27 U28 O U28 O U28 O							
								_	
		© ®							
		ASSEMBLY PRIMARY-SIDE							
						COMPANY NAME: ASSEMBLY TOP ROHM SEN	AICONDHICTOR HSA	UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES	
					ROHN SEMICONDUCTOR D D D D D D D D D D D D D D D D D D	DESIGNER: PTEC PROJECT NAME: CHECKER: INITIAL EVK2 PN:BM9 DATE: 2016-03-18 ASSEMBLY NUMBE NUMBER	MICONDUCTOR USA 2T70-DEVICE-EVK-101 R: REV. SHEET: 04 1 OF	ARE IN INCHES TOLERANCES DECIMAL ANGLE X±1.03 MACH FINISH XXX±.030 MACH FINISH	
	4	3	2						

ART FILM - ASSY_TOP

ART FILM - ASSY_BOTTOM

	4	3	2						
						EVISIONS			
				REV	DESCRIP	TION	DATE	APPROVED	_
				I I					
									B
			## SP EP	220					
				5 4 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6					
			80 B 20 G G G G G G G G G G G G G G G G G G	54 12 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8					
			ASSEMBLY						
			ASSEMBLY SECONDARY-SIDE						
A									, \
						ASSEMBLY SECONDARY-SIDE SIGNER: PTEC CCKER: INITIAL TE: 2016-03-18 ##: COMPANY NAME: ROHM SEMIC PROJECT NAME: EVK2 PN:BM92T7C	CONDUCTOD HEA	UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES	
					ROHN SEMICONDUCTOR DA3	ASSEMBLY SECONDARY - SIDE ROHM SEMI(SIGNER: PTEC CCKER: INITIAL EE: 2016-03-18 B#:	D-DEVICE-EVK-101	ARE IN INCHES TOLERANCES DECIMAL ANGLE X±.1 ±30 X±.4 0.3 MACHIETOTOLE	
					JOB	3#:	04 2 OF	2 XXX ± .010 MACH FINISH]
	4	3	2						

ART FILM - ASSY_BOTTOM

REVISIONS LAYER STACKING DETAIL REV DESCRIPTION DATE APPROVED Finished Diff. Gap Copper | Copper Dielectric Required Material Layer Impedance | Weight | Thickness Thickness (Mils) Ref. Layer | Layer # NOTES: Type - Ply (Mils) Туре (Mils) (Öhms) (Oz^{-}) (Mils) 1. Specifications. Solder Mask 1.2 A. Fabricate IAW IPC600, latest revision. Plating 1.2 B. Producibility study - It is the responds ibility of the supplier to conduct a thorough review of the artwork and media for TOP 0.5 0.7 85 manufacturability in the supplier's process compliance to all applicable specifications. Customer must be advised in Prepreg 4.4 writing (in advance of manufacturing) of any changes, revisions, or GND 1.4 corrections made or recommendations to ensure conformance to 47 Core standards, and of any specifications that cannot be met. D. This drawing is to be used in conjunction with the provided gerber and drill data when applicable. PWR 1.4 Prepreg 4.4 E. All notes are "Unless Otherwise Specified." 0.5 0.7 ВОТ 85 2. Material A. FR4. Plating 1.2 B. Color to be opaque. Solder Mask 1.2 3. Soldermask Total Overal Thickness: 64.8 +/- 10% Solder mask both sides with (green color) liquid DRILL CHART: TOP to BOTTOM photoimageable soldermask, 003 max. thickness. Material Type FR4 Soldermask over bare copper. ALL UNITS ARE IN MILS Soldermask is allowed in via holes. FIGURE TOLERANCE SIZE PLATED QTY 4. Drillina +0.0/-8.0 PLATED 8.0 20 A. All hole diameters are finished sizes. 10.0 + 3 . 0 / - 3 . 0 PLATED 331 B. All hole to be +/- .003 from true position unless otherwise specified. 25.0 + 3 . 0 / - 3 . 0 PLATED 2 C. All hole diameters to be +/- .003 unless otherwise specified. D. An NC drill file has been supplied - see drill table. + 3 . 0 / - 3 . 0 PLATED 28.0 9 5. Finish + 3 . 0 / - 3 . 0 PLATED 7 1 40.0 A. Plate thru with copper .0010 min to .002 max. thickness drill size + 3 . 0 / - 3 . 0 PLATED m 91.0 dimension apply after plating. $\langle \dagger \rangle$ + 3 . 0 / - 3 . 0 150.0 PLATED B. Use gold immersion over nickel. C. Finished boards shall not have nicks, 56.0 + 2 . 0 / - 2 . 0 NON-PLATED scratches, voids, exposed copper, poor plating, all misdrilled holes. + 3 . 0 / - 3 . 0 51.181x27.559 PLATED 2 6. Silkscreen 59.0x28.0 + 3 . 0 / - 3 . 0 PLATED A. Silkscreen using white non-conductive epoxy or equivalent (both sides). 67.0x24.0 + 3 . 0 / - 3 . 0 PLATED 2 B. No silkscreen allowed on exposed lands. 74.803x27.559 + 3 . 0 / - 3 . 0 PLATED C. Silkscreen must be a minimum of 3mm away form fiducial marks. 77.0x48.0 + 3 . 0 / - 3 . 0 PLATED D. Minimum clearance between silkscreen legend and vias, pads, or holes to be .005. 77.0x48.0 + 3 . 0 / - 3 . 0 PLATED E. Silkscreen is allowed in via holes. 87.0x24.0 + 3 . 0 / - 3 . 0 PLATED 7. Electrical Test A. All boards shall be 100% electrically tested for opens/short at 10 volts. MIL-SPEC boards to be tested at 40 volts. B. Apply test stamp in non-legend area on solder side of PCB. 2.325 [59.055] C. Test is required on both sides of the board. 8. Cleanliness A. Boards shall be free of fiber glass dust or any other foreign material. B. Finished boards must conform to 0.01 MG/IN max NAcL ionic contamination 0000 as meaxured by the omega meter 600SMD. 8m 00000 9. Packaging There shall be a max of 25 units per package, individually wrapped, and shipped in cardboard cratons with sufficient surrounding material to prevend shipping damage. 10. Bow and Twist Bow and twist to be .007 IN/IN or .090 max according to IPC-A-600D. 11. Inspection A. Automatic optical inspection of all layers required. B. The impedance should be controlled by stackup layer. 12. Inside corners should be rounded-off 13. Changes to board geometries and apertures are not allowed unless they are approved by customer. 14. Rounding is allowed on 90 degree corners with the size of standard routing bit. FAB NOTE FAB DRAWING ROHM SEMICONDUCTOR USA ROHM ROJECT NAME: EVK2 PN:BM92T70-DEVICE-EVK-101 DESIGNER: PTEC TOLERANCES CHECKER: INITIAL DATE: 2016-03-18 FAB NUMBER NUMBER 4

APT PTIM - PA

ART FILM - PANEL

	4	3	2		DEVI			
				REV	DESCRIPTION	DATE	APPROVED	
								C
B								В
							_	
		→						
A								\wedge
					PANEL DRAI DESIGNER: PTEC CHECKER: INITIAL	VING COMPANY NAME: ROHM SEMICONDUCTOR US/ PROJECT NAME: EVK2 PN:BM92T70-DEVICE-EVK-10	UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES DECIMAL ANGLE	
	1	<u> </u>	<u> </u>		DESIGNER: PTEC CHECKER: INITIAL DATE: 2016-03-18 JOB#:	PROJECT NAME: EVK2 PN:BM92T70-DEVICE-EVK-10 FAB NUMBER: REV. SHEE NUMBER 04 2 0	T: X±.03 MACH TINISH XXXX±.010 MACH TINISH	
	4	<u> </u>						

ART FILM - PANEL