






MODE	BOOT Mode	GPIO7	GPIO28
3	Flash	1	1
2	CAN	1	0
1	SCI/Wait boot	0	1
0	ParallelIO	0	0


Title			
Size A3	Number		Revision
Date:	2025/11/4	Sheet of	
File:	C:\Users\..\0049C.SchDoc	Drawn By:	













Title		
Size A4	Number	Revision
Date: 2025/11/4	Sheet of	
File: C:\Users\..\Communication interface.SchDoc	Drawn By:	


POWER IN
5-24VDC
NOTE：默认12V输入，如需使用CAN
及LIN通信功能时，需在12V及以上
输入电压下进行。
J2
DC-005-20A
+12VIN
DGND
CN2
EK508V-02P
S2
SW-TH_SS-12D10L9
F1
1.5A/24V
D4
SS14
D5
SMBJ6.8CA
+12VDC
C28 C29
10uF/50V 0.1uF/50V
U4
BL9352A
VIN BST LX
EN FB GND
INH
FB1
0.8V
C24 0.1uF/50V
22uH 1.3A
SWPA4030S220MT
L4
LX1
D1
SS14L
R13
127KΩ 1%
R14
40.2KΩ 1%
C25
33pF/50V
C26
22uF/25V
C27
0.1uF/50V
3.3V 600mA
DVDD3V3
TP1
R12
3.3KΩ
DS1
LED
TP2
VOUT=0.8*(1+RH/RL)
R14=40.2K VOUT=3.3V
R14=23.7K VOUT=5V
C30 0.1uF/50V
U5
BL9352A
C34 C35
10uF/50V 0.1uF/50V
FB2
0.8V
22uH 1.3A
SWPA4030S220MT
L5
LX2
D2
SS14L
R16
127KΩ 1%
R17
23.7KΩ 1%
C31
33pF/50V
C32
22uF/25V
C33
0.1uF/50V
VDD5V
TP3
R15
3.3KΩ
DS2
LED
JP7
INH R40
100KΩ
XH-2.54-2P
NOTE：不使用CAN唤醒
功能的话，JP7使用跳
线帽默认短接使用
DVD3V3
VDD5V
DGND
JP8
Title
Size
A4
Number
Revision
Date: 2025/11/4
Sheet of
File: C:\Users\..\Power.SchDoc
Drawn By:


Buzzer
DVDD3V3
R18
22R
U6
Cy-9650-3029
P
G
GPIO23/BEEP
R20
1KΩ
D
G
S
Q1
2N7002K
R21
4.7KΩ
DGND
2.5VREF
AVDD3V3
R19
470R
C36
1uF
C
U7
1
R
A
TL431
AGND
2.5VREF
JP3
A1
XH-2.54-2P
C37
0.1uF
C38
10uF
AGND
2.5VREF
JP9
1
2
XH2.54-2P
AGND
LED X 4
DVDD3V3
RP1A
1KΩ
DS3
GPIO2/EPWM2_A/FSIRXA_D1/LED1
Red
RP1B
1KΩ
DS4
GPIO3/EPWM2_B/FSIRXA_D0/LED2
Red
RP1C
1KΩ
DS5
GPIO4/EPWM3_A/FSIRXA_CLK/LED3
Red
RP1D
1KΩ
DS6
GPIO5/EPWM3_B/FSITXA_D1/LED4
Red
Switch X 2
DVDD3V3
R22
10KΩ
K2
GPIO35/TDI/KEY2/SDA
1TS002B
DGND
DVDD3V3
R23
10KΩ
K3
GPIO37/TDO/KEY3
1TS002B
DGND
POT ADC
AVDD3V3
R25
RK09K1130A6S 10KΩ
R24
1KΩ
JP4
A0
XH-2.54-2P
C40
0.1uF
AGND
AGND
DisPlay
U8
D1 1
GPIO10/EPWM6_A/CLK 2
GPIO8/EPWM5_A/DAT 3
DGND 4
D2 5
D3 6
D4 7
A 8
DIG1
CLK
DAT
GND
DIG2
DIG3
DIG4
A/KI1
DP/KP
G/KI7
F/KI6
E/KI5
D/KI4
C/KI3
VCC
B/KI2
16 DP
15 G
14 F
13 E
12 D
11 C
10
9 B
AIP650
DVDD3V3
C39
0.1uF
DGND
AVDD3V3
C56
0.1uF/16V
AGND
U13
IP+ 1
IP- 2
3
4
IP+ VCC
IP+ OUT
IP- NC
IP- GND
8
7
6
5
A5/VIOUT
AVDD3V3
NT1
NT2
R27 100Ω
R38 100Ω
PGA1_IN
PGA1_GND
C57 1nF/50V
CC6903SO-10A
AGND
CN6
IP+
IP-
1
2
EK508V-02P
PGA1_OUT=(2/VCC+IP*0.132)*G
NOTE：此模块功能为，采集接入CN6端子的
线束流过的电流并根据132mv/A的灵敏度输
出相应电压，通过0049_PGA1放大后送入芯
片内部ADC，应控制流过电流大小及PGA增益
，以免PGA_OUT满偏
0.36×4
DS7
FJ3461AH
A
B
C
D
E
F
G
DP
a
b
c
d
e
f
g
DP
d1
d2
d3
d4
D1
D2
D3
D4
Title
Size
A4
Number
Revision
Date: 2025/11/4
Sheet of
File: C:\Users\..\uC Peripheral.SchDoc
Drawn By: