

1/2/28
Wednesday
Feb

1

apsara

Date _____

Instruction Implementation

Data Movement

MOVE A₁, A₂

Move from A₂ to A₁ → memory to memory

MOVE R₁, R₂

content of register R₂ transferred to R₁


LOAD X

AC \leftarrow M(X) memory to register

~~STORE~~ X

M(X) \leftarrow AC register to memory

Register to register transfer



We have to realise which control signal realises register to register transfer.

So activate R₁


Multiple registers may be there
We can have MOVE R₂, R₁
Also more than 2 registers.

Page No.: _____

⇒ Many sources, many destinations

Say MOVE R_i R_j

Say m source registers, n destination registers



Select MUX

Bus

V_i (say)

Bus

V_j (say)

DEMUX

Bus

V_i (say)

DEMUX

Say m=8, n=16
⇒ 3 bits for source register & 4 bits for destination register

MOVE
R_i
R_j

Source

Dest.

MOVE R₃, R₅

MUX selects 101 i.e., R₅ input

DEMUX selects 0011 i.e., R₃(say) output

Register to Memory

In Von Neumann & More

~~MOVE A₁, R₁~~ → ~~Move Register~~

So 1st transfer R₁ to DR, DR
to memory address of A₁

ADR[Opand] DR ← R₁ M[AR]A₁ ← DR

3 micro operations → All data movement
If memory to memory → No. of data movement operations

IN C7

→ Transfer content of input C7 to CPU; i.e., AC
≡ Register to Register

Similarly AC to output is also data movement

I/P, O/P data instruction transfer complete → Similar as above.

Branch Control Instruction

Conditional
→ JUMP

Unconditional
→ JUMP

5

apsara

Date:

Step 2 → Skip if P = at reset
if P = flag true
then skip X

DR

* 5MM

Step 2

IR

Lt1

Lt2

SetP2

bolts

mm

bolts

mm

Add complexity
step by step

PC

#D - Inrement

All branch instructions are register
to register instructions




Scanned with OKEN Scanner

JMPZ X → X transferred to PC
if Z flag true

(b)

apsara



We want to accurately save accumulator content.

$$JMP \quad AC = 0 \rightarrow \text{Set } Z\text{-flag}$$

for this use D flop


Say AC has 16 bits
Check all 16 bits 0 or not
 $AC = 0$
if all 0, NOR gate output 1

7

apsara

Date: _____

Say have flag set when
only if ac has even content
Check LSB only \rightarrow If 0, then even



Say have flag set with parity
 \hookrightarrow Check all bits

Say jump if +ve content in AC
Check MSB \Rightarrow If 0 +ve

Say jump on overflow

overflow
Add ↑ no. of instances } \rightarrow At a stage containing
or exceed certain val.

free vol. \rightarrow least/max. value
 \hookrightarrow container \rightarrow register

For signed magnitude with no bits

$-2^{m-1} \rightarrow 2^{m-1} - 1 \rightarrow$ All ~~kecson~~
 2^m combinations

as 0000 /
1000

both 0

Same as in 1's complement

\therefore Use 2's complement


In addition, subtraction overflow can occur when

if both operands are of same sign, there is a possibility of overflow in add.


If both opp. sign, then chance of overflow in subtract.

How to get 2's complement overflow condition?

21/23
Thu Feb



Logical Instructions



Have to decide at time t which operation executed \rightarrow Decide by control

Say have AND, NAND, OR, ~~NOT~~ NOT

If SOP \rightarrow Consider for which Z true
 If POS \rightarrow Consider for which Z false

Say SOP

Say at C₁ C₀

00 ~~NOT~~ NOT


01 AND

10 NAND

11 OR


Expression of Z:

$$Z = \bar{C}_1 \bar{C}_0 \bar{X} + \bar{C}_1 C_0 X \cdot Y + C_1 \bar{C}_0 (\bar{X} \cdot Y) + C_1 C_0 (X + Y)$$



C₁

C₀




Used AND

gate \rightarrow flag n 2 input AND gate

Shift Operations / Instructions

RSHIFT Content of AC right shifted
 Design AC such that
 shift register




Arithmetic Operations / Instructions

2 bit adder \rightarrow Add 2 no.'s each of 2 bits

Addition is done lot of times.
 Even if x in prog to execute
 instructions CPU may do addition

Binary Adder



X	Y	Sum	Carry (final)
$x_1 \ x_0$	$y_1 \ y_0$	$s_1 \ s_0$	


If say SOP form \rightarrow 2 levels of ~~gate~~ 2st
 Have lesser delay than this
 \therefore Fastest adder.

But we use binary adder in computer
 as ↑ gates required.
 Hardware cost is exponentially high

for 4 variables to get product terms
 need 3 input gate
 Fan-in ↑ as no. of vars. ↑


Serial Adder

Least cost adder (hardware cost)



Want adder with delay close to binary adder & cost close to serial adder

(3) Ripple Carry Adder / Parallel Adder



Let each full adder have d delay
Delay = nd

$md < m(t_1 + t_2)$ → Faster than serial adder

Cost $d n$ → Less than binary adder

Still want delay close to binary adder

(4) Carry Look Ahead Adder (CLA)

Delay → $3d$ → Each level d delay
1st $d + p_i, G_i$
2nd d → All carry
Finally sum

Delay independent of n bits


Fan in ↑

Expression for carry complex
In product term, lot of variables

Max 8 bit, 16 bit carry look ahead adder

For higher bits use cascading

Say 32 bit




Delay → Each CLA 3d delay
1st Carry comes in 2d time
After that each carry d time

$$2d + \underbrace{d+d+d}_{\text{1st carry}} + \underbrace{d}_{\text{Remaining}} = 6d \text{ for 4 CLA's}$$

(13)

apsara



Date: _____



(5) Carry Save Adder (CSA):

Add more than 2 no.'s faster than parallel adder

In parallel adder for adding 3 n bit no.'s \rightarrow 2nd : 2 adders




Say multiply $2 \text{ six bit m/s} \times 6 \text{ bits}$

\Rightarrow Product size $\leq 12 \text{ bits} = (2n)$

$\begin{array}{r} 32 \\ \times 23 \\ \hline 96 \end{array}$ → MultipliCant
 $\times 23$ → MultipliCen
 96 → Partial product
 $(64 \times)$ → \uparrow wt. based on position of multiplication

2 six bit m/s multiply \Rightarrow 6 partial product & Add 6 no.'s

Parallel $\rightarrow 6(2n)$ d → CSA address help us
 \because Each partial product $2n$ bit
 Lot of time delay




Delay Spilt each of no.'s in $(3+3)$ bits

& supply to each CSA

$$\text{Total: } d + d + d + nd = (n+3)d$$

$$\text{For CSA} \rightarrow 3d + 3d = 6d$$

\therefore Very fast



(16)

Multiplication of 2 numbers in binary

(1) Use counter

Say $P \times Q$
 multiplicand multiplier

Let $C_1 = 0, C_2 = Q, C_3 = P$

Increment $C_1 = 0 \rightarrow 1 \rightarrow 2 \rightarrow \dots \rightarrow p$

$C_2 = Q$

Decrement $C_3 = P \rightarrow P-1 \rightarrow P-2 \rightarrow \dots \rightarrow 0$

After this

$C_2 = Q \rightarrow Q-1$

Now again $C_3 = P$

Increment $C_1 = P \rightarrow P+1 \rightarrow P+2 \rightarrow \dots \rightarrow 2P$

$C_2 = Q-1$

Decrement $C_3 = P \rightarrow P-1 \rightarrow P-2 \rightarrow \dots \rightarrow 0$

~~Q~~ $C_2 = Q-1 \rightarrow Q-2$

$C_3 = P$

Go on till $C_2 = 0$

Slowest design

(2) Consider register variable R

Counter $C = Q$

$R = 0 \rightarrow 0+P \rightarrow P+P \rightarrow 2P+P \rightarrow \dots +PQ$

$C = Q \rightarrow Q-1 \rightarrow Q-2 \rightarrow Q-3 \rightarrow \dots \rightarrow 0$

Q additions of P

Faster


Let

$$P = P_{m-1} P_{m-2} \dots P_1 P_0$$

$$Q = Q_{m-1} Q_{m-2} \dots Q_1 Q_0$$

m partial products & m sum of those

Let 3 registers A, Q, P



If LSB of $Q = 0$

Next partial product & prev. partial product should be properly adjusted

1101

1010


0000

1101

→ Partial Product
shifted left

OR can shift 0000 to right

So shift both A, Q right



If LSB of $Q \neq 0 \rightarrow X$ add anything
 $Q = 1 \rightarrow A + P$

Now shift $A \rightarrow Q$ right

process goes on in steps

A, Q store final product.

(18)


apsara

Date: _____

8/12/23
Wed FebConsider multiplication of 2 no.'s in
signed magnitude form

Step 1

$$\begin{aligned} A(n-2, 0) &\leftarrow 0 \\ Q(n-2, 0) &\leftarrow \text{multiplicand} \\ M(n-2, 0) &\leftarrow \text{multiplicand} \\ C &\leftarrow 0 \end{aligned} \quad \begin{array}{l} \rightarrow n^{\text{th}} \text{ bit will be} \\ \rightarrow \text{sign } \cdot 2^{(n-2)} \end{array}$$

A stores MSB
of product

RS A, Q
C ≥ n-1?

Right most
bit get out

Output A, Q


MSB of AQ i.e.,

Step

of A have to
be modifiedwe only get magnitude
from aboveMultiply signed bit of M & Q using
XOR gate

$$\begin{array}{r} 01010 \\ \times 1101 \\ \hline \end{array} \equiv \pm \begin{array}{c} (10) \\ (13) \end{array}_{10}$$

Algorithm

 $N=5$ 

Need to change algo. to multiply 2's complement numbers

$$Y = Y_{n-1}Y_{n-2}\dots Y_0 \quad \text{Multiplicand}$$

$$X = X_{n-1}X_{n-2}\dots X_0 \quad \text{Multiplier}$$

Multiply in 2's complement

Case 1: $Y_{n-1} = X_{n-1} = 0 \Rightarrow +ve \text{ resp}$
Our algo. sufficient
Get p.t.

Case 2: $Y_{n-1} = 1, X_{n-1} = 0$

Multiplicant - ve

Multiplexer true

$Q \rightarrow$ Show magnitude

$M = Y \rightarrow -ve$

If $M \cdot Q = -ve$ follow our algo. if correct
 $M \cdot Q = +ve$ i.e. $-ve \times +ve = -ve$

Change of algo. See if -ve & +ve not

Case 3: $Y_{n-1} = 0, X_{n-1} = 0$

Say ~~total~~ $101 \times 1010 = (5)_{10} \times 1010$

$\cancel{\times \text{ correct}}$ Considering magnitudes
as $1010 = 2^5 \text{ comp.}$

$$\equiv (-6)_{10}$$

$$\cancel{\times} \quad \begin{array}{r} 11 \\ (5)_{10} \end{array}$$

So ans. should be $(-3)_{10}$ but we get $(5)_{10}$

Assumed magnitude 10 bit
Actually it is 18 $(10 - 16)$

21

apsara

Date: _____

∴ Need Correction
 Actual Product } = Product by - $(2^n \cdot \text{Multiples})$
 Algo-

Here 4 bits $\Rightarrow n=4 \therefore$ Subtract
 $16 \times 5 = 80$

2's complement in decimal for n bit
 $nc = -2^n + \text{Expansion of nc}$

Case: IV: $y_{n-1} = x_{n-1} = 1$

Follow corrections of both cases ~~both~~

2, 3,

Need correction
 Actual Product } = Product by — $(\text{Multiplicand})^n$ • Multiplicand
 Algo.

Here 4 bits $\Rightarrow n = 4 \therefore$ Subtract
 $16 \times 5 = 80$

2's complement in decimal for n bits
 $\text{mc.} = -2^n + \text{Expansion of mc.}$

Case I: $y_{n-1} = x_{n-1} = 1$
 Follow corrections of both cases 2, 3.

9/2/23
 Thu Feb

General Algorithm

Start



$A[n-1, 0] \leftarrow 0$

$\alpha[n-1, 0] \leftarrow x$

$M[n-1, 0] \leftarrow y$

Carry $\leftarrow 0$

$e \leftarrow 0$



a) $\alpha[0] = 0?$

↓ No

No $A \leftarrow A + M$ Yes

$c \leftarrow c+1$

RS A, α $A, \alpha \leftarrow A, \alpha[i]$ $A_{n-1} \leftarrow \frac{\text{Carry}}{2} V A_{n-1}$

$c = n-2?$

↑ $\alpha[0] = 0?$

↓ Yes

RS

→ $A \leftarrow A + M$

RS

→ $A \leftarrow A - M$

RS → RETURN A, α



(22)

$$\begin{pmatrix} C \\ B \end{pmatrix}_{1,0}$$

$$\begin{pmatrix} B \\ A \end{pmatrix}_{1,0}$$

$$\text{Let } Y = 1010, X = 0011$$

We

will

$$n=4$$

Category	A	α	M	C
0	0000	0010	1010	0
0	0	0	0	0

$$0000$$

$$\begin{array}{r} 1010 \\ 1010 \\ \hline 0000 \end{array}$$

RS

$$1101 \quad 0001 \quad \text{is overflow}$$

$$1101$$

$$\begin{array}{r} 1010 \\ 1010 \\ \hline 0000 \end{array}$$

$$1101 \quad 1000 \quad \text{is overflow}$$

$$1101$$

$$\begin{array}{r} 1010 \\ 1010 \\ \hline 0000 \end{array}$$

Carry out of loop

as $c = 2$

$$0010$$

$$1101$$

$$1101$$

$$A\alpha = 1101110 = \text{Product} = (-18)_{10}$$



No. of additions = No. of 1's

= (No. of 1's + 1) in multiplication
in sign magnitude

complement

We want to produce no. of 1's
so that can reduce no. of additions
∴ Have to change algo. as
addition is costly.

For this Booth proposed an algo
for multiplication of 2's complement
numbers.

Booth Algorithm

$$1011 = M$$

$$0110 = Q = (6)_{10}$$

$$\text{Value of pdt.} = 6M \geq (8M) - 2M$$

But if use

→ 8 additions

Equivalent to 3 RS

1 Subtraction

Say

$$Q = 011110 = (62)_{10} \rightarrow \text{Need 5 additions}$$

$$62M = 64M - 2M \rightarrow 1 subtraction$$

There are 2 flips:

0 → 1 → Here subtract $2^{\text{index of } 1} M$

6543210

011110 → $-2^1 M$

1 → 0 → Here add $2^{\text{index of } 6} M$

6543210

011110 → $+2^6 M$

Let $Q = 01110110 \rightarrow 5$ additions based on no. of 1's

$$\text{Product} = -2^1 M + 2^3 M - 2^4 M + 2^7 M$$

$\downarrow \rightarrow 3$ additions based on no. of 1's.

Booth's algo \rightarrow if sum of 1's & 0's just RS.

Say have

$$Q = 01111 = 2^4 M \quad \text{but this is } 15 \quad \text{not } 16$$

\therefore A segment 0 after LSB in Booth's algo

$$Q = 01110 = 2^4 M - M$$

~~Booth's algo~~

Q6

apsara

Date:

Booth's Algorithm

Start

$$A[n-1, 0] \leftarrow 0$$

$$Q[n-1, 0] \leftarrow 0$$

$$Q[n-1] \leftarrow X[n-1, 0]$$

$$M[n-1, 0] \leftarrow Y$$

$$\text{Carry} = 0$$

$$C = 0$$

Step-a: $Q_1 Q_0 = 00/11?$

ff01

$$A \leftarrow A + M$$

$$A \leftarrow A - M$$

No

$$C \leftarrow C + 1$$

RS A, Q

$$A[n-1] \leftarrow A[n-1]$$

$$M \rightarrow M + C$$

$$C = n-1?$$

Yes

Output $A, Q[n-1]$

Stop.

~~0110~~ \rightarrow 0109

$$0101 = 5$$

Q7

apsara

MM
var
memory
time

Date:

Page No.: 22

Carry

O

A
0000

Q
00000
10110

M
1001
0110

C
O output

O

$$\begin{array}{r} 0000 \\ -0110 \\ \hline 1010 \end{array}$$

RS

1101

Q1011

0 ≠ 3

LSO he
∴ 1 →

RS

1110

10101

1 ≠ 3

→
Output

1

$$\begin{array}{r} 1110 \\ 0110 \\ \hline 0100 \end{array}$$

RS

01010101010

273

24013

$$\begin{array}{r} 0010 \\ -0110 \\ \hline 1100 \end{array}$$

RS

1110 00101

3 = 3

~~Res~~

Product

$$\text{Product} = 11100010 = (-3)_{10}$$



1010
0101
0110

1101
0010
0011

28

SUCCESSFUL
Date _____
Page No. _____

$$M = 1101 = (-3)_{10}$$

$$Q = 1010 = (-6)_{10}$$

Carry

A

Q

M

C

O

0000

10100

1101

c

RS

0000

01010

0FB

1

0000

0011

O

001)

RS

0001

10101

1FB

2

0001

1101

O

1110

RS

1111

01010

2FB

3

111

1111

0011

0010

RS

0001

00101

111

(18)


10



29

Realisation in hardware

3 registers A, S, M
Registers should



2 bits of $\alpha \rightarrow$ Input to multiplexer
control

Check α_1, α_2

Ether generate
Add & RS or
RS or
P1 P2



- address
- also have
 - Output
 - fmpc
- Output of

Also increment counter, change count value also.


After addition, subtraction, result stored

Output off add, sub go to A

Finally AQ content go to 60%



Control Signal



Runs of a very fast them operation

Drawbacks:

If alternate 0's & 1's in multiplication, it will be costly & difficult.

In case of

010101010 → 4 per prev. algo.
7 additions per
Booth's algo.

Solution:

Bit Pair Multiplication Algo:

Q: 0 1 0 → 2 operations
↓ ↓ ↓ ↓
i+1 i i-1 i-2 ↓
↓ ↓ ↓ ↓
partial product
↓ ↓ ↓ ↓
i+1 i i-1 i-2

Let PP_{i-1} be partial product

$\forall i \in [1, n]$

At i :

$$PP_i = PP_{i-1} + 2^i M$$

At $i+1$

$$PP_{i+1} = PP_i + 2^{i+1} M$$

$$\begin{aligned}\therefore PP_i &= PP_{i-1} + 2^{i+1} M - 2^i M \\ &= PP_{i-1} + 2^i M\end{aligned}$$

If consider 3 bits at a time
→ 1 operation

31

apsara

Date: _____

For (Q1):

$$PP_{i+1} = PP_{i-1} - 2^i M$$

Multiplication gets reduced to shift and add/subtract.

These should be fastest

Fastest shift realised by Booth's algo



Fastest Addition, Subtraction \rightarrow CLA, CSA

But in Booth \rightarrow Alternate 0's & 1's
 ~~\times fast shift~~

CLA \rightarrow \times \uparrow capacity $\therefore \times$ fast add

If have n bit multiplier, multiplicand
 then divide each into k parts of
 m bits

2	1
8	7



Partial pdt. of
blocks 1, 4

(B2)

Date: _____

apsara

1	4
---	---

* But generating
more - 2ⁿ posital
pdt's take time

4	2
---	---

3	1
---	---

Instead generate
4 partial pdt's
which is cheaper

3	2
---	---

→ Shift

(possibly 2 posital pdt's → loss)

1 4 2 3

1 4 3 2

2 1 4 3

2 1 3 4

3 1 2 4

3 1 4 2

4 1 2 3

4 1 3 2

1 2 3 4

1 2 4 3

3 2 1 4

3 2 4 1

4 2 1 3

4 2 3 1