

15/2/23


Date _____

Wed
Feb

1

Saathi

Control Unit Design



CU does instruction sequencing

Fetch instruction from memory

Generate sequence of control signals & then execute

May use Instruction

Decoder to decode instruction

Content of AC will go to CU

Depending on this CU generates control signal

Based on this send signal to ALU

Cod → Control Output to Data → sent to ALU

Can have more than 1 CU

Synchronise other CUs → Main / Supervisor
Slave CU → Take input from supervisor CU

Before

opcode	operands	instruction address
--------	----------	---------------------

→ Disadv. is instruction length ↑


↑ Vol. of memory for simple prog.

PC play imp. role in instruction sequencing

Design CPU with 8 macro instructions
PC

i. Instruction is

opcode	operands
--------	----------




A micro instructions can have > 1 micro operations


For each micro operation, we have to activate n control signals (C_i) to be realized

We will have ≈ 13 control signals for all 8 macro instructions taken together.

We need control unit / logic ckt that generates these 13 control signals.



~~Unit~~ can make ckt that generate C₀ - C₃ & then based on ckt, generate additional C_i's & go back to initial state.



This is micro prog. control unit. Instruction of micro instruction fetched one by one & execute.

Before hardware control unit dominated (1970s) over micro prog. control unit.

Control
Which unit dominates depends on cost of software/hardware, purpose

4

SUCCESSFUL
Date _____
Page No. _____

Hardware design faster than software

As in micro prog control unit we need memory. Less fast

But hardware design is rigid
Once design hardware control unit
X change design in 1 system
Have to use new design from scratch

Hardware design is harder to debug
but software is easier to debug,

- Application Specific Maci

In 1980s micro programme control unit dominate

But now software became ↑ costly
Now want ↑ fast machine
X Much changes in design

Both hardware control unit & microprogram control unit both dominate

Hardware Control

~~Step State~~
Table
Method

Delay
Element
Method

Sequence
Control
Method

State Table Method

These are finite states

Output: $C_0 - C_{12}$

Input: Z flag, IR, status

If I'm a path, know sequence in which control signals generate i.e., depends on present state

Draw state diag., draw sequential ckt.

If know states, I/O → can draw state table & hence design


~~Disadv.~~ These in very early designs.

X easy to manage so many states

51p

Delay Element Method

Simplest way of design




C₀

C₁

C₂

C₃



Load Store Add

C₄

C₄

Add

C₉

Shift

G

C₁



C₆

C₁

C₅

C₇


Shift (G)



Can start or
come after

delay(D) → with D flip flop or instruction

delay(D) → with D flip flop or instruction



C₁ will have
more delay
than C₀

C₃ ← C₂ →

[D]

[P]

[?]

depending on
IR.

Load

C₄ ←


[S]

C₁ ←

[P1]

C₅ ←

Say instruction at P we will
check what instruction



C₁ ← G →

7

Saathi

Date _____ / _____ / _____

Delay element method provides the simplest design.

Based on value of n appropriate C_i/C_j generated.

~~Disadvantages~~ Now there is memory associated with multiple delays. Various types of delays have to be designed.

; costly

If say max delay = Delay of all operations

Lot of time wasted, very costly