Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

SPU: Optimize DSYNC instruction #6731

Merged
merged 1 commit into from
Nov 11, 2019
Merged

SPU: Optimize DSYNC instruction #6731

merged 1 commit into from
Nov 11, 2019

Conversation

elad335
Copy link
Contributor

@elad335 elad335 commented Oct 8, 2019 •
edited
Loading

This instruction does not enforce ordering of instruction-fetches, this means recompilers do not need to to invalidate the instruction stream after encountering it.

What this may potentialy benefits:

  • Less, larger SPU functions would be compiled.
  • Because this instruction is being used nearly 100-percent of the times after GETLLAR and spu functions compilation isn't a short process, it may reduce the time spent in atomic loops which may improve success rates.

@elad335 elad335 marked this pull request as ready for review October 8, 2019 21:11
@AniLeo AniLeo requested a review from Nekotekina October 14, 2019 09:12
@proganime1200
Copy link

up

@Nekotekina Nekotekina merged commit a21d7de into RPCS3:master Nov 11, 2019
@elad335 elad335 deleted the desync branch November 12, 2019 15:42
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@Nekotekina Nekotekina Awaiting requested review from Nekotekina

Assignees
No one assigned
Labels
CPU Enhancement
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
4 participants
@elad335 @proganime1200 @Nekotekina @AniLeo