1. Problem/Objective

State the problem statement and/or objective of the lab. This must be a complete paragraph (i.e., at least 5 sentences).

The objective of this lab was to use PicoBlaze assembly to write a program that included a barrel shifter. We coded the barrel shifter in PicoBlaze and simulated it, then we modified the code to work on the Digilent S3 board. There were four types of shifts that we needed to code, shift left, shift right, rotate left, and rotate right. We needed to shift a certain amount of bits within one clock cycle using either type.

2. Methodology

You are to search on the web (i.e., <u>CSUF library</u>, <u>Google Scholar</u>, etc.) to find a scholarly paper (i.e., 1 paper) on an application of a barrel shifter. Briefly describe (about 2 complete paragraphs) what the paper is about.

The paper chosen was "Design of reversible bidirectional logarithmic barrel shifter" by Mrinal Goswami, Aron Narzary, and Govind Raj. In this study they talk about bit rotation and shifting as very significant operations in digital logic applications. They state that reversible logic has been on the climb because of its loss-less information processing and low power dissipation within logic synthesis. The paper talks about the reversible bidirectional barrel shifter which is able to rotate bits in both directions.

They talk about the test feature of this barrel shifter which is analyzed through the integer linear program method. This method has reported 7 test vectors of size 6 as a minimal test set for single and multiple stuck-at-faults. They go into detail first about how a simple barrel shifter works using logic schematics of the designs, then they talk about how the reversible barrel shifter will implement the Fredkin gate. This gate is used for multiplexing in their design.


3. Question(s)

a. What is a common usage for a barrel shifter? Why?


A common usage for barrel shifter is within the hardware implementation of floating-point arithmetic. The coefficients of two numbers while adding or subtracting floating-point, must be aligned. You need to shift the smaller number to the right to increase the exponent to match the larger exponent number. This is done when subtracting the exponents, also using a barrel shift to the right by the difference within one clock cycle.

b. What operation of the barrel shifter (i.e., left shift, right shift, left rotate, or right rotate) is being shown in Figure 1?

Below the operation of barrel shifter being used is a left shift of multiple places.



c. Now, in a similar fashion to part b, draw the logic schematic for the barrel shifter rotate right operation. You do the drawing by hand, take a picture, and paste/import the image here. One app that I would suggest to easily do this is "CamScanner".



4. Program Code

Copy your code here. Please provide comments in your code. This will help me analyze your code and remove any ambiguity. **Provide your code as text, not as a screenshot/image**.

PicoBlaze Assembly:

; PBlazeIDE Template
;========; generate vhdl file

vhdl "rom_form.vhd", "lab_6.vhd", "lab_6"

; data constants

amount_mask equ \$03 type_mask equ \$30

; register aliases

data_inequs0;data in registerdataequs1;temp data registertype_inequs2;type of shift

amount_in equ s3 ;amount of manipulations

sw_in equ sF

; port aliases

; input ports

sw_port dsin \$00

; output ports

led_port dsout \$80

; main program

call init main_loop:

eint

out data,led_port
jump main_loop

; subroutines

left_shift:

comp amount_in,\$00 jump z,main_loop SL0 data

```
sub amount_in,$01
         jump left_shift
right_shift:
   comp amount_in,$00
         jump z,main_loop
         SR0 data
         sub amount_in,$01
         jump right_shift
left_rotate:
         comp amount in,$00
         jump z,main_loop
         rl data
         sub amount_in,$01
         jump left_rotate
right_rotate:
         comp amount_in,$00
         jump z,main_loop
         rr data
         sub amount_in,$01
         jump right_rotate
shift_type:
         comp type_in,$00
         call z,left_shift
         comp type_in,$01
         call z,right_shift
         comp type in,$02
         call z,left_rotate
         comp type_in,$03
         call z,right_rotate
         ret
init:
   load data_in,$3C
   load data,$3C
   load type in,$00
   load amount_in,$00
   ret
; time critical segment
critical_timing:
                      dint
                      eint
```

ret

```
; interrupt service routine (isr)
isr:
   comp data,$00
                             ;compare data if empty to enable another iteration
   jump z,reset_data
   jump dont_reset_data
reset_data:
   load data,$3C
                             ;reset data to default "00111100"
dont_reset_data:
   in type in,sw in
                             ;mask all bits but type bits 5,4
   and type_in,type_mask
   SR0 type in
                             ;shift bits to be 2 LSBs
   SR0 type_in
   SR0 type_in
   SR0 type_in
   in amount_in,sw_in
   and amount_in,amount_mask ;mask all bits but 2 LSBs for amount
   call shift_type
                             ;call to determine shift type
   reti enable
; interrupt vector
org $3ff
jump isr
Top Level:
library ieee;
use ieee.std_logic_1164.all;
entity top level is
   port (
         int butt:in std logic;
         switches : in std_logic_vector(7 downto 0);
         clk: in std logic;
         leds : out std_logic_vector(7 downto 0)
   );
end top_level;
architecture behavioral of top_level is
   -- declaration of kcpsm3 (always use this declaration to call
   -- up picoblaze core)
   component kcpsm3
         port (
                address : out std_logic_vector(9 downto 0);
                instruction : in std_logic_vector(17 downto 0);
```

```
port_id : out std_logic_vector(7 downto 0);
                    write strobe: out std logic;
                    out port : out std logic vector(7 downto 0);
                    read_strobe : out std_logic;
                    in_port : in std_logic_vector(7 downto 0);
                    interrupt : in std_logic;
                    interrupt_ack : out std_logic;
                    reset : in std_logic;
                    clk: in std_logic
           );
    end component;
    -- declaration of program memory (here you will specify the entity name
    -- as your .psm prefix name)
    component lab 6
            port (
                    address: in std logic vector(9 downto 0);
                    instruction : out std_logic_vector(17 downto 0);
                    clk: in std_logic
           );
    end component;
    -- signals used to connect picoblaze core to program memory and i/o logic
   signal address : std_logic_vector(9 downto 0);
   signal instruction : std_logic_vector(17 downto 0);
    signal port_id : std_logic_vector(7 downto 0);
    signal out_port : std_logic_vector(7 downto 0);
   signal in port : std logic vector(7 downto 0);
   signal write strobe: std logic;
   signal read strobe : std logic;
   signal interrupt_ack : std_logic;
   signal reset : std_logic;
   -- the following input is assigned an inactive value since it is
    -- unused in this example
   signal interrupt : std logic := '0';
   signal bounce: std logic := '0';
    -- start of circuit description
begin
    -- instantiating the picoblaze core
   processor: kcpsm3
    port map(
           address => address,
           instruction => instruction,
            port id => port id,
            write strobe => write strobe,
            out_port => out_port,
            read strobe => read strobe,
```

```
in_port => in_port,
           interrupt => interrupt,
           interrupt ack => interrupt ack,
           reset => reset,
           clk => clk
   );
   -- instantiating the program memory
   program: lab_6
   port map(
           address => address,
           instruction => instruction,
           clk => clk
   );
   -- connect i/o of picoblaze
    ---- TO DO: kcpsm3 define input ports
   ______
   input_ports : process(clk)
   begin
           if (rising_edge(clk)) then
                   case port_id(1 downto 0) is
                   -- read simple toggle switches and buttons at address 00 hex
                           when "00" =>
                                  in port <= switches;
                                  -- don't care used for all other addresses to ensure minimum
                                  -- logic implementation
                           when others =>
                                  in port <= "XXXXXXXXX";
                   end case;
           end if; end
process input_ports;
   -- TO DO: kcpsm3 define output ports
   -- adding the output registers to the processor at address 80 hex
   output_ports : process(clk)
   begin
           if (rising_edge(clk)) then
                   if port_id(7) = '1' then
                          leds <= out_port;</pre>
                   end if:
           end if;
   end process output ports;
```

```
-- TO DO: kcpsm3 define interrupt control
    int_control : process(clk)
    begin
            if (reset = '1') then
                    interrupt <= '0';
            elsif (rising_edge(clk)) then
                    if (interrupt_ack = '1') then
                            interrupt <= '0';
                    elsif(int butt = '1' and bounce = '0') then
                            interrupt <= '1';
                            bounce <= '1';
                    elsif(int butt = '0') then
                            bounce <= '0';
                    end if;
            end if;
    end process int_control;
end behavioral;
Lab 6.vhd:
-- Definition of a single port ROM for KCPSM3 program defined by lab_6.psm
-- Generated by KCPSM3 Assembler {timestamp}.
-- Standard IEEE libraries
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
-- The Unisim Library is used to define Xilinx primitives. It is also used during
-- simulation. The source can be viewed at %XILINX%\vhdl\src\unisims\unisim VCOMP.vhd
library unisim;
use unisim.vcomponents.all;
entity lab_6 is
  Port ( address : in std_logic_vector(9 downto 0);
      instruction : out std_logic_vector(17 downto 0);
           clk: in std_logic);
  end lab_6;
```

```
-- Attributes to define ROM contents during implementation synthesis.
-- The information is repeated in the generic map for functional simulation
attribute INIT_00 : string;
attribute INIT_01: string;
attribute INIT_02 : string;
attribute INIT_03: string;
attribute INIT 04: string;
attribute INIT 05: string;
attribute INIT_06: string;
attribute INIT_07 : string;
attribute INIT_08: string;
attribute INIT_09 : string;
attribute INIT_OA: string;
attribute INIT_OB: string;
attribute INIT_OC: string;
attribute INIT_OD: string;
attribute INIT_0E: string;
attribute INIT OF: string;
attribute INIT_10: string;
attribute INIT_11: string;
attribute INIT_12: string;
attribute INIT_13: string;
attribute INIT_14: string;
attribute INIT_15: string;
attribute INIT_16: string;
attribute INIT_17: string;
attribute INIT 18: string;
attribute INIT_19 : string;
attribute INIT_1A: string;
attribute INIT_1B: string;
attribute INIT_1C: string;
attribute INIT 1D: string;
attribute INIT_1E: string;
attribute INIT 1F: string;
attribute INIT_20: string;
attribute INIT 21: string;
attribute INIT_22 : string;
attribute INIT_23: string;
attribute INIT_24: string;
attribute INIT_25: string;
attribute INIT_26: string;
attribute INIT_27: string;
attribute INIT_28 : string;
attribute INIT_29 : string;
attribute INIT_2A: string;
```

architecture low_level_definition of lab_6 is

```
attribute INIT_2B: string;
   attribute INIT 2C: string;
   attribute INIT 2D: string;
   attribute INIT 2E: string;
   attribute INIT_2F: string;
   attribute INIT_30: string;
   attribute INIT_31: string;
   attribute INIT 32: string;
   attribute INIT_33: string;
   attribute INIT 34: string;
   attribute INIT 35: string;
   attribute INIT 36: string;
   attribute INIT_37 : string;
   attribute INIT 38: string;
   attribute INIT_39: string;
   attribute INIT_3A: string;
   attribute INIT 3B: string;
   attribute INIT 3C: string;
   attribute INIT 3D: string;
   attribute INIT_3E : string;
   attribute INIT 3F: string;
   attribute INITP 00: string;
   attribute INITP_01: string;
   attribute INITP_02 : string;
   attribute INITP_03: string;
   attribute INITP_04: string;
   attribute INITP_05: string;
   attribute INITP 06: string;
   attribute INITP 07: string;
   -- Attributes to define ROM contents during implementation synthesis.
                INIT 00
                                    ram 1024 x 18
                                                                    label
   attribute
                            of
                                                                              is
"500143004009C301010E500143004004C3010106500143004001C180C0010021";
   attribute
                INIT 01
                            of
                                    ram 1024 x 18
                                                                    label
                                                                              is
"10134203100E420210094201100442004013C301010C50014300400EC3010102";
   attribute
                INIT 02
                                    ram 1024 x 18
                                                                    label
                                                                              is
"020EA23052F0013C402D502C4100A000C001C000A00003000200013C003CA000";
   attribute
                INIT 03
                            of
                                    ram 1024 x 18
                                                                    label
                                                                              is
INIT_04
                                    ram_1024_x_18
                                                                    label
                                                                              is
   attribute
                            of
attribute
                INIT 05
                            of
                                    ram_1024_x_18
                                                                    label
                                                                              is
INIT 06
                                    ram 1024 x 18
   attribute
                            of
                                                                    label
                                                                              is
attribute
                INIT 07
                            of
                                    ram 1024 x 18
                                                                    label
                                                                              is
```

attribute INIT_08 of ram_1024_x_18	: label	is
"000000000000000000000000000000000000	00000000000";	
attribute INIT_09 of ram_1024_x_18	: label	is
"000000000000000000000000000000000000	00000000000";	
attribute INIT_OA of ram_1024_x_18	: label	is
"000000000000000000000000000000000000	00000000000";	
attribute INIT_OB of ram_1024_x_18	: label	is
"000000000000000000000000000000000000	00000000000";	
attribute INIT_OC of ram_1024_x_18	: label	is
"000000000000000000000000000000000000	00000000000";	
attribute INIT_OD of ram_1024_x_18	: label	is
"000000000000000000000000000000000000	00000000000";	
attribute INIT_0E of ram_1024_x_18	: label	is
"000000000000000000000000000000000000	00000000000";	
attribute INIT_OF of ram_1024_x_18	: label	is
"000000000000000000000000000000000000	00000000000";	
attribute INIT_10 of ram_1024_x_18	: label	is
"000000000000000000000000000000000000	000000000000":	
attribute INIT_11 of ram_1024_x_18	: label	is
"00000000000000000000000000000000000000		
attribute INIT_12 of ram_1024_x_18	: label	is
"00000000000000000000000000000000000000		.0
attribute INIT_13 of ram_1024_x_18	: label	is
"00000000000000000000000000000000000000		.5
attribute INIT_14 of ram_1024_x_18	: label	is
"00000000000000000000000000000000000000		13
attribute INIT_15 of ram_1024_x_18	: label	is
"00000000000000000000000000000000000000		13
attribute INIT_16 of ram_1024_x_18	: label	is
"0000000000000000000000000000000000000		15
attribute INIT_17 of ram_1024_x_18	: label	is
"0000000000000000000000000000000000000		15
	•	ic
attribute INIT_18 of ram_1024_x_18 "000000000000000000000000000000000000	: label	is
	•	ic
attribute INIT_19 of ram_1024_x_18	: label	is
"0000000000000000000000000000000000000	•	•-
attribute INIT_1A of ram_1024_x_18	: label	is
"00000000000000000000000000000000000000	•	
attribute INIT_1B of ram_1024_x_18	: label	is
"00000000000000000000000000000000000000	•	
attribute INIT_1C of ram_1024_x_18	: label	is
"000000000000000000000000000000000000	•	
attribute INIT_1D of ram_1024_x_18	: label	is
"000000000000000000000000000000000000	•	
attribute INIT_1E of ram_1024_x_18	: label	is
"000000000000000000000000000000000000	00000000000";	
attribute INIT_1F of ram_1024_x_18	: label	is
"000000000000000000000000000000000000	00000000000";	

attribute INIT_20 of ram_1024_x_18 :	label	is
"00000000000000000000000000000000000000		
attribute INIT_21 of ram_1024_x_18 :	label	is
"00000000000000000000000000000000000000		
attribute INIT_22 of ram_1024_x_18 :	label	is
"00000000000000000000000000000000000000		
attribute INIT_23 of ram_1024_x_18 :	label	is
"00000000000000000000000000000000000000		
attribute INIT_24 of ram_1024_x_18 :	label	is
"00000000000000000000000000000000000000		
attribute INIT_25 of ram_1024_x_18 :	label	is
"00000000000000000000000000000000000000		
attribute INIT_26 of ram_1024_x_18 :	label	is
"00000000000000000000000000000000000000		
attribute INIT 27 of ram 1024 x 18 :	label	is
"00000000000000000000000000000000000000		
attribute INIT_28 of ram_1024_x_18 :	label	is
"00000000000000000000000000000000000000		
attribute INIT_29 of ram_1024_x_18 :	label	is
"00000000000000000000000000000000000000		
attribute INIT_2A of ram_1024_x_18 :	label	is
"00000000000000000000000000000000000000		
attribute INIT_2B of ram_1024_x_18 :	label	is
"00000000000000000000000000000000000000		
attribute INIT 2C of ram 1024 x 18 :	label	is
"00000000000000000000000000000000000000	14501	.5
attribute INIT_2D of ram_1024_x_18 :	label	is
"00000000000000000000000000000000000000	14001	
attribute INIT_2E of ram_1024_x_18 :	label	is
"00000000000000000000000000000000000000	label	15
attribute INIT 2F of ram 1024 x 18 :	label	is
"00000000000000000000000000000000000000	label	13
attribute INIT_30 of ram_1024_x_18 :	label	is
"0000000000000000000000000000000000000	label	13
attribute INIT_31 of ram_1024_x_18 :	label	is
"0000000000000000000000000000000000000	label	13
	label	ic
attribute INIT_32 of ram_1024_x_18 : "00000000000000000000000000000000000	label	is
·	امطما	:-
attribute INIT_33 of ram_1024_x_18 :	label	is
"0000000000000000000000000000000000000	la la a l	•-
attribute INIT_34 of ram_1024_x_18 :	label	is
"00000000000000000000000000000000000000		
attribute INIT_35 of ram_1024_x_18 :	label	is
"00000000000000000000000000000000000000		
attribute INIT_36 of ram_1024_x_18 :	label	is
"00000000000000000000000000000000000000		
attribute INIT_37 of ram_1024_x_18 :	label	is
"00000000000000000000000000000000000000		

```
INIT 38
 attribute
                of
                    ram 1024 x 18
                                       label
                                             is
INIT 39
                     ram 1024 x 18
 attribute
                of
                                       label
                                             is
attribute
         INIT 3A
                of
                     ram_1024_x_18
                                       label
                                             is
attribute
         INIT 3B
                of
                     ram 1024 x 18
                                       label
                                             is
attribute
         INIT 3C
                of
                     ram 1024 x 18
                                       label
                                             is
attribute
         INIT 3D
                of
                     ram 1024 x 18
                                       label
                                             is
attribute
         INIT 3E
                of
                     ram 1024 x 18
                                       label
                                             is
attribute
         INIT 3F
                of
                    ram 1024 x 18
                                       label
                                             is
INITP 00
 attribute
                  of
                       ram 1024 x 18
                                       label
                                             is
attribute
         INITP 01
                  of
                       ram 1024 x 18
                                      label
                                             is
attribute
         INITP 02
                  of
                       ram 1024 x 18
                                       label
                                             is
INITP 03
 attribute
                  of
                       ram 1024 x 18
                                       label
                                             is
attribute
         INITP 04
                  of
                       ram 1024 x 18
                                       label
                                             is
attribute
         INITP 05
                  of
                       ram 1024 x 18
                                       label
                                             is
attribute
         INITP 06
                  of
                       ram 1024 x 18
                                       label
                                             is
INITP 07
                       ram 1024 x 18
                                       label
 attribute
                  of
                                             is
begin
  --Instantiate the Xilinx primitive for a block RAM
  ram_1024_x_18: RAMB16 S18
  --synthesis translate off
  --INIT values repeated to define contents for functional simulation
                                 INIT 00
  generic
             map
                                            =>
X"500143004009C301010E500143004004C3010106500143004001C180C0010021",
     INIT 01
                                            =>
X"10134203100E420210094201100442004013C301010C50014300400EC3010102",
     INIT 02
X"020EA23052F0013C402D502C4100A000C001C000A00003000200013C003CA000",
     INIT 03
```

INIT_04	=>
X"000000000000000000000000000000000000	
INIT_05	=>
X"000000000000000000000000000000000000	
INIT_06	=>
X"000000000000000000000000000000000000	
INIT_07	=>
X"000000000000000000000000000000000000	
INIT_08	=>
X"000000000000000000000000000000000000	
INIT_09	=>
X"000000000000000000000000000000000000	
INIT_0A	=>
X"000000000000000000000000000000000000	
INIT_0B X"00000000000000000000000000000000000	=>
,	->
INIT_OC X"000000000000000000000000000000000000	=>
INIT OD	=>
X"000000000000000000000000000000000000	-/
INIT_0E	=>
X"000000000000000000000000000000000000	-/
INIT_0F	=>
X"000000000000000000000000000000000000	-/
INIT 10	=>
X"000000000000000000000000000000000000	
INIT 11	=>
X"000000000000000000000000000000000000	
INIT 12	=>
X"000000000000000000000000000000000000	
INIT 13	=>
X"000000000000000000000000000000000000	
INIT_14	=>
X"000000000000000000000000000000000000	
INIT_15	=>
X"000000000000000000000000000000000000	
INIT_16	=>
X"000000000000000000000000000000000000	
INIT_17	=>
X"000000000000000000000000000000000000	
INIT_18	=>
X"000000000000000000000000000000000000	
INIT_19	=>
X"000000000000000000000000000000000000	
INIT_1A	=>
X"000000000000000000000000000000000000	
INIT_1B	=>
X"000000000000000000000000000000000000	

INIT_1C	=>
X"000000000000000000000000000000000000	
INIT_1D	=>
X"000000000000000000000000000000000000	
INIT_1E	=>
X"000000000000000000000000000000000000	
INIT_1F	=>
X"000000000000000000000000000000000000	
INIT_20	=>
X"000000000000000000000000000000000000	
INIT_21	=>
X"000000000000000000000000000000000000	
INIT_22 X"00000000000000000000000000000000000	=>
INIT_23	=>
X"000000000000000000000000000000000000	-/
INIT 24	=>
X"000000000000000000000000000000000000	-/
INIT_25	=>
X"000000000000000000000000000000000000	-2
INIT 26	=>
X"000000000000000000000000000000000000	
INIT_27	=>
X"000000000000000000000000000000000000	
INIT 28	=>
x"000000000000000000000000000000000000	
INIT_29	=>
x"000000000000000000000000000000000000	
INIT_2A	=>
X"000000000000000000000000000000000000	
INIT_2B	=>
X"000000000000000000000000000000000000	
INIT_2C	=>
X"000000000000000000000000000000000000	
INIT_2D	=>
X"000000000000000000000000000000000000	
INIT_2E	=>
X"000000000000000000000000000000000000	
INIT_2F	=>
X"000000000000000000000000000000000000	
INIT_30	=>
X"000000000000000000000000000000000000	
INIT_31	=>
X"000000000000000000000000000000000000	=>
X"000000000000000000000000000000000000	->
INIT 33	=>
X"000000000000000000000000000000000000	-/
A 333333333333333333333333333333333333	

```
INIT 34
                 =>
INIT 35
INIT 36
                 =>
INIT 37
INIT 38
                 =>
INIT 39
INIT 3A
INIT 3B
INIT 3C
INIT 3D
INIT 3E
INIT 3F
INITP 00
                 =>
INITP 01
                 =>
INITP 02
INITP 03
                 =>
INITP 04
                 =>
INITP 05
INITP 06
INITP 07
                 =>
--synthesis translate_on
port map( DI => "0000000000000000",
 DIP => "00",
  EN => '1'.
  WE \Rightarrow '0',
 SSR => '0'.
 CLK => clk,
 ADDR => address,
```

DO => instruction(15 downto 0), DOP => instruction(17 downto 16));
end low_level_definition;
-
END OF FILE lab_6.vhd