

PROJECT LEARN IDE

EDITOR NAV-TLV LOG

DIAGRAM VIZ WAVEFORM

```
1 |m4_TLV_version 1d: tl-x.org
2 |SV
3 |m4_include_lib(['https://raw.githubusercontent.com/BalaDhinesh/RISC-V_MYTH_Workshop/master/tlv_lib/risc-v_shell.
4 |SV
5 |m4_makerchip_module // (Expanded in Nav-TLV pane.)
6 |TLV
7 |// TL-Verilog Code for RISC-V RV32I CPU Architecture with all instruction set (Using Load and Store through Jum
8 |// Complete RISC-V RV32I CUP Design using TL-Verilog Abstraction....
9 |// =====\
10 |// | Sum 1 to 9 Program |
11 |// \=====/
12
13 |// External to function:
14 |m4_asm(ADD, r10, r0, r0) // Initialize r10 (a0) to 0.
15 |// Function:
16 |m4_asm(ADD, r14, r10, r0) // Initialize sum register a4 with 0x0
17 |m4_asm(ADDI, r12, r10, 100) // Store count of 10 in register a2.
18 |m4_asm(ADD, r13, r10, r0) // Initialize intermediate sum register a3 with 0
19 |// Loop:
20 |m4_asm(ADD, r14, r13, r14) // Incremental addition
21 |m4_asm(ADDI, r13, r13, 1) // Increment intermediate register by 1
22 |m4_asm(BLT, r13, r12, 1111111111000) // If a3 is less than a2, branch to label named <loop>
23 |m4_asm(ADD, r10, r14, r0) // Store final result to register a0 so that it can be read by main program
24 |m4_asm(SW, r0, r10, 100)
25 |m4_asm(LW, r15, r0, 100)
26
27 |// Optional:
28 |// m4_asm(JAL, r7, 00000000000000000000) // Done. Jump to itself (infinite loop). (Up to 20-bit signed immediat
29 |m4_define_hier(['M4_IMEM'], M4_NUM_INSTRS)
30
31 |cpu
32 |@0
33 |$reset = *reset;
34 |// YOUR CODE HERE
35 |// Stimulus for RISC-V CPU Architecture....
36 |$pc[31:0] = (>>1$reset) ? 32'b0 :
37 |    (>>3$is_load) ? (>>3$int_pc) :
38 |    (>>3$is_jal) ? (>>3$br_tgt_pc) :
39 |    (>>3$is_jalr) ? (>>3$jalr_tgt_pc) :
40 |    (>>3$staken br) ? (>>3$br_tot_pc) : (>>1$int_pc) :
```

