



unsaved

EDITOR

✓ NAV-TLV

LOG

```
1  \m5_TLV_version 1d: tl-x.org
2  \m5
3      // =====
4      // Welcome, new visitors! Try the "Learn" menu.
5      // =====
6
7      // use(m5-1.0)    /// uncomment to use M5 macro library.
8  \SV
9      // Macro providing required top-level module definition, random
10     // stimulus support, and Verilator config.
11  \include "sqrt32.sv"
12     m5_makerchip_module    // (Expanded in Nav-TLV pane.)
13 \TLV
14     // $reset = *reset;
15     // Simple Pipeline (Pythagoras's Theorem TL-Verilog .....
16
17 |calc
18 @0
19     $aa[31:0] = *cyc_cnt[3:0];
20     $bb[31:0] = *cyc_cnt[3:0];
21 @1
22     $aa_sq[31:0] = $aa * $aa;
23     $bb_sq[31:0] = $bb * $bb;
24 @2
25     $cc_sq[31:0] = $aa_sq + $bb_sq;
26 @3
27     $cc[31:0] = sqrt($cc_sq);
28         //...
29     //
30     // Assert these to end simulation (before the cycle limit).
31     *passed = *cyc_cnt > 40;
32     *failed = 1'b0;
33 \SV
34     endmodule
```

\m5