\equiv

31

```
saved 10 minutes ago
```

```
EDITOR
       ✓ NAV-TLV
                  LOG
   \m5_TLV_version 1d: tl-x.org
2 ▼ \m5
3
4
      // Welcome, new visitors! Try the "Learn" menu.
5
      6
7
8
      //use(m5-1.0)
                     /// uncomment to use M5 macro library.
9 ▼ \SV
      // Macro providing required top-level module definition, random
10
      // stimulus support, and Verilator config.
11
12
      m5_makerchip_module
                          // (Expanded in Nav-TLV pane.)
13 ▼ \TLV
14
      // $reset = *reset;
15
      // Logic Gate (Combination circuit)...
      $INV_out = !$A_inp; // Inverter Logic...
16
17
      $AND_out = ($A_inp && $B_inp); // AND Logic...
      $OR_out = ($A_inp || $B_inp); // OR Logic...
18
      $XOR_out = ($A_inp ^ $B_inp); // XOR Logic...
19
      $NAND_out = !($A_inp && $B_inp); // NAND Logic...
20
      $NOR_out = !($A_inp || $B_inp); // NOR Logic...
21
      $XNOR_out = !($A_inp ^ $B_inp); // XNOR Logic...
22
23
24
      //...
25
      // Assert these to end simulation (before the cycle limit).
26
27
      *passed = *cyc_cnt > 40;
      *failed = 1'b0:
28
29 ▼ \SV
      endmodule
30
```

1 of 1 17/04/25, 14:26