unsaved 🗥

```
\equiv
 EDITOR
       ✓ NAV-TLV
                  LOG
    \m5_TLV_version 1d: tl-x.org
2 ▼ \m5
3
      4
      // Welcome, new visitors! Try the "Learn" menu.
5
      6
7
      // use(m5-1.0)
                      /// uncomment to use M5 macro library.
8 ▼ \SV
9
      // Macro providing required top-level module definition, random
      // stimulus support, and Verilator config.
10
     // 'include "sqrt32.sv"
11 ▼
                          // (Expanded in Nav-TLV pane.)
12
      m5_makerchip_module
13 ▼ \TLV
      // $reset = *reset;
14
15
      // Simple Pipeline (Pythagoras's Theorem TL-Verilog .....
16
17 ▼
      calc
18 ▼
         @0
            $aa[31:0] = *cyc_cnt[3:0];
19
            bb[31:0] = *cyc_cnt[3:0];
20
21 ▼
         @1
            a_sq[31:0] = a_a * a_s;
22
            b_{sq}[31:0] = bb * b;
23
24 ▼
         @2
            c_{sq}[31:0] = a_{aa_{q}} + b_{sq};
25
26 ▼
         @3
            cc[31:0] = sqrt(scc_sq);
27 ▼
28
                    //...
29
      //
30
      // Assert these to end simulation (before the cycle limit).
31
      *passed = *cyc_cnt > 40;
32
      *failed = 1'b0;
33 ▼ \SV
      endmodule
34
```

21/04/25, 21:25 1 of 1