



saved 10 minutes ago

EDITOR

✓ NAV-TLV

LOG

```
1  \m5_TLV_version 1d: tl-x.org
2  \m5
3
4      // =====
5      // Welcome, new visitors! Try the "Learn" menu.
6      // =====
7
8      //use(m5-1.0)    /// uncomment to use M5 macro library.
9  \SV
10     // Macro providing required top-level module definition, random
11     // stimulus support, and Verilator config.
12     m5_makerchip_module    // (Expanded in Nav-TLV pane.)
13 \TLV
14     // $reset = *reset;
15     // Logic Gate (Combination circuit)...
16     $INV_out = !$A_in; // Inverter Logic...
17     $AND_out = ($A_in && $B_in); // AND Logic...
18     $OR_out = ($A_in || $B_in); // OR Logic...
19     $XOR_out = ($A_in ^ $B_in); // XOR Logic...
20     $NAND_out = !($A_in && $B_in); // NAND Logic...
21     $NOR_out = !($A_in || $B_in); // NOR Logic...
22     $XNOR_out = !($A_in ^ $B_in); // XNOR Logic...
23
24     //...
25
26     // Assert these to end simulation (before the cycle limit).
27     *passed = *cyc_cnt > 40;
28     *failed = 1'b0;
29 \SV
30     endmodule
31
```