

## Lecture-26

### 6. RST n:

This is a single byte unconditional subroutine call instruction. The address of the subroutine is fixed depending upon the decimal no. n in the instruction the decimal no. n can change from 0 to 7. The comparing binary no.  $(NNN)_2$  is available as  $D_5 D_4 D_3$  bit of the operation code.

N N N	n	RST-n
0 0 0	0	RST-0
0 0 1	1	
1 1 1	7	RST-7

The single byte operation code is

11 N N N 1 1	N
Next instruction	N + 1

The subroutine starting address is calibrated as follows;

Multiple the decimal no, by 8 convert it to the corresponding 2 digit hexadecimal no.  $Y_1, Y_2$ .

$$(8 \times n)_D \rightarrow (Y_1 Y_0)_4$$

Append  $(00)_4$  for the two MSB Hex digit,  $(Y_3 Y_2)_4$  so that a 16-bit address

$Y_3 Y_2 Y_1 Y_0 4 \rightarrow 00 Y_1 Y_0 4$  is obtained e.g. the subroutine starting address for

RST 5 is  $(8 \times 5)_D = <_{10} D = 284 \rightarrow 00 284$

The macro RTL implemented is,

```

M [ (sp)-1 ] ← (PCH)
M [ (sp)-2 ] ← (PCL)
(sp) ← (sp)-2
(pc) ← (8 × n)


```

Where (PCH, PCL) is the return address.[this has 8 variations depending upon the NNN changing from 000 to 111. The addressing mode is register indirect, no flags affected.]


The high order 8 bits of the next instruction address are moved to the memory location whose address is one less than the content of register SP. The low order 8 bit of the next instruction address are moved to the memory location whose the address is two less than the content of register SP. The content of register sp is decremented by 2 control is transferred to the instruction whose address is eight times the content of NNN.

The micro RTL flow is,


MC - 1

OFMC	$T_1 : AD_7- AD_0 \leftarrow (PCL) \text{ , } A_{15}- A_8 \leftarrow (PCH) \text{ , } ALE = $ 
$IO/\overline{M} = 0$	$T_2 : \overline{RD} = 0, \text{ (PC)} \leftarrow (PC) + 1, AD_7- AD_0 \leftarrow$
M(AB)	
$S_1 = 1$	$T_3 : \overline{RD} = 1, \uparrow \text{ (IR)} \leftarrow (AD_7- AD_0)$
$S_0 = 1$	$T_4 : RST \text{ n} = 1$
	$\begin{cases} T_B \\ T_A \end{cases} : (sp) \leftarrow (sp) - 1 \text{ (address is calculated)}$

MC - 2

MRMC	$T_1 : AD_7- AD_0 \leftarrow (SPL) \text{ , } A_{15}- A_8 \leftarrow (SPH) \text{ , } ALE = $ 
$IO/\overline{M} = 0$	$T_2 : \overline{WR} = 0, \text{ (SP)} \leftarrow (SP) + 1, AD_7- AD_0 \leftarrow (PCH)$
$S_1 = 1$	$T_3 : \overline{WR} = 1, \uparrow \text{ M}(A_6) \leftarrow (AD_7- AD_0), (PCH) \leftarrow (00)$
$S_0 = 1$	


MC - 3

MRMC	$T_1 : AD_7- AD_0 \leftarrow (SPL) \text{ , } A_{15}- A_8 \leftarrow (SPH) \text{ , } ALE = $ 
$IO/\overline{M} = 0$	$T_2 : \overline{WR} = 0, \text{ AD}_7- \text{AD}_0 \leftarrow (PCL)$

$$S_1 = 1 \quad T_3 : \overline{WR} = 1, \uparrow, M(AB) \leftarrow (AD_7-AD_0), (PCL) \leftarrow (8 \times N)_4$$

Thus 12 states are required for the execution of this instruction. One important point while writing a subroutine program starting from the fixed location as calculated.

Consider for example RST 5 & D 576. the corresponding starting address of the subroutine are 0028 for RST5, & 00304 for RST 6. recollect that there is RST 5-5 interrupt control signal input at pin no 9 of the  $\mu p$  this also corresponding to an interrupt service routine starting from 00204. These addresses are shown in fig.



The fig shows that there are only four bytes, possible for each subroutine link and it is difficult to write subroutine here therefore, first byte will be C3 (jump Instruction) and 2<sup>nd</sup> & 3<sup>rd</sup> bytes will be the address of same memory locations which is the starting address of subroutine, this is known as subroutine link address 4<sup>th</sup> byte is no operation.

8) PCHL: this is a single byte instruction the operation code is,

$$\boxed{11 \ 101 \ 001} \quad N = E 9_4$$

There is no variation in this instruction. The macro RTL implemented is,

$$\left. \begin{array}{l} (PCL) \leftarrow (L) \\ (PCH) \leftarrow (H) \end{array} \right\} \begin{array}{l} (PC) \leftarrow (H, L) \end{array}$$

The content of register (H) is merged to the (PCH) and content of register (L) is merged to (PCL). the meaning of the instructions is jump to (H) (L) location. Register indirect jump instruction. This is the only instruction

available in 8085 which allows the use to obtain a jump address from a register. This instruction uses register addressing mode other jump instruction use immediate reg indirect addressing mode.

This instruction is very useful in implanting select structure of the software program. The means RTL flow is,

$$\begin{array}{ll}
 \text{OFMC} & T_1: AD_7-AD_0 \leftarrow (PCL) \quad , A_{15}-A_8 \leftarrow (PCH) \quad , ALE = \\
 IO/\overline{M} = 1 & T_2: \overline{RD} = 0, \quad (PC) \leftarrow (PC) + 1, AD_7-AD_0 \leftarrow \\
 & M(AB) \\
 S_1 = 1 & T_3: \overline{RD} = 1, \uparrow \cdot \quad (IR) \leftarrow (AD_7-AD_0) \\
 S_0 = 1 & T_4: PCHL = 1 \\
 & \left\{ \begin{array}{l} T_5 \\ T_6 \end{array} \right. : (pcl) \leftarrow (l) \quad (pc+1) \leftarrow (H)
 \end{array}$$

Thus 6 states are required no flags affected.

This group of instructions manipulates the stack. Unless otherwise specified, condition flags are not affected by any instruction in there group. It is the user responsibility to define stack area and to initialize the SP with the bottom address before these instructions are used.

1. The meaning of the instruction is push (save) the contents of register pair rp on top of the stack. The macro RTL is,

$$\begin{array}{l}
 M[(sp)-1] \leftarrow (rph) \\
 M[(sp)-2] \leftarrow (rpl) \\
 (sp) \leftarrow (sp)-2
 \end{array}$$

The content of the higher order register of register pair rp is moved to the memory location whose address is one less than the content of register SP. The content of the low-order register of register pair is moved to the memory location whose address is two less than the content of register SP. the content of the register is decremented by 2 the operation code is,


$$\boxed{11 \text{ RP } 10 \text{ } 01}^N$$

This is a single byte instruction has 3 variations.


$$\begin{array}{l}
 RP = 00 \text{ ---- (B, C)} \\
 = 01 \text{ ---- (D, E)}
 \end{array}$$

10 ---- (H, L)


SP is not allowed, the addressing mode is register indirect. The macro RTL flow is,

OFMC  $T_1: AD_{7-} AD_0 \leftarrow (PCL) , A_{15-} A_8 \leftarrow (PCH) , ALE =$   
 $IO/\overline{M} = 1$   $T_2: \overline{RD} = 0, (PC) \leftarrow (PC) + 1, AD_{7-} AD_0 \leftarrow$    
M(AB)  
 $S_1 = 1$   $T_3: \overline{RD} = 1, \uparrow, (IR) \leftarrow (AD_{7-} AD_0)$   
 $S_0 = 1$   $T_4: PUSH r/d = 1$   
 $\begin{cases} T_5 \\ T_6 \end{cases}: (sp) \leftarrow (sp) - 1$

MC - 2

MRMC  $T_1: AD_{7-} AD_0 \leftarrow (SPL) , A_{15-} A_8 \leftarrow (SPH), ALE =$    
 $IO/\overline{M} = 0$   $T_2: \overline{WR} = 0, (SP) \leftarrow (SP) - 1, AD_{7-} AD_0 \leftarrow (rph)$   
 $S_1 = 1$   $T_3: \overline{WR} = 1, \uparrow, M(AB) \leftarrow (AD_{7-} AD_0)$   
 $S_0 = 1$

MC - 3

MRMC  $T_1: AD_{7-} AD_0 \leftarrow (SPL) , A_{15-} A_8 \leftarrow (SPH) , ALE =$    
 $IO/\overline{M} = 0$   $T_2: \overline{WR} = 0, AD_{7-} AD_0 \leftarrow (rpl)$   
 $S_1 = 1$   $T_3: \overline{WR} = 1, \uparrow, M(AB) \leftarrow (AD_{7-} AD_0)$

Thus it required 12 states.

2. PUSH PSW (push processor status word):

The meaning of the instruction is save (push) the processor status word on the top of the stack. The accumulator & flag register together form a 16- bit word known as the processor status word (psw), ACC will occupy the higher order 8 bits and flag register will occupy the lower order 8-bits in PSW.

The operation code is

$$\boxed{11 \ 11 \ 01 \ 01} N = (F5)_H$$

The macro RTL implemented is

$$M (sp) - 1 \leftarrow (A)$$

$$M (sp) - 2 \leftarrow (PR)$$

$$(sp) \leftarrow (sp)-2$$

The content of the register A is moved to the memory location whose address is one less than the register SP. The contents of flag register are moved to the memory location whose address is two less than the content of register SP. The content of the register SP is decremented by 2. 2f requires 3-M/C cycles and 12 states, the macro RTL flow is same as push rp the addressing mode is register indirect.

3. The meaning of the instruction is pop (load) the content form the top of the stack into register pair rp. The operation code is,

The macro RTL implemented is

$$\begin{aligned} & \boxed{11 \text{ RP } 00 \text{ } 01} \\ & (rph) \leftarrow M(SP+1) \\ & (sp) \leftarrow (sp)+2 \end{aligned}$$

The content of the memory location points by the content of register SP is moved to the low order register of register pair rp. He content of the memory location whose address is one more than the content of register SP is moved to high order register of register pair. The content of register SP is not included in this. It has 3 variations none of the flags affected the micro RTL flow is,

MC-1

$$\begin{aligned} \text{OFMC} \quad & T_1: AD_7-AD_0 \leftarrow (PCL) \quad , A_{15}-A_8 \leftarrow (PCH) \quad , ALE = \text{—} \begin{array}{|c|} \hline \text{—} \\ \hline \end{array} \\ \text{IO}/\overline{M} = 1 \quad & T_2: \overline{RD} = 0, \quad (PC) \leftarrow (PC)+1, AD_7-AD_0 \leftarrow \\ \text{M(AB)} \quad & \\ S_1 = 1 \quad & T_3: \overline{RD} = 1, \uparrow \cdot \quad (IR) \leftarrow (AD_7-AD_0) \\ S_0 = 1 \quad & T_4: \text{POP } rp = 1 \end{aligned}$$

MC - 2

$$\begin{aligned} \text{MRMC} \quad & T_1: AD_7-AD_0 \leftarrow (SPL) \quad , A_{15}-A_8 \leftarrow (SPH) \quad , ALE = \text{—} \begin{array}{|c|} \hline \text{—} \\ \hline \end{array} \\ \text{IO}/\overline{M} = 0 \quad & T_2: \overline{RD} = 0, \quad (SP) \leftarrow (SP)+1, AD_7-AD_0 \leftarrow M(AB) \end{aligned}$$

$$S_1 = 1 \quad T_3 : \overline{RD} = 1, \uparrow, (rpl) \leftarrow M(AB)$$

$$S_0 = 1$$

MC - 3

$$\begin{array}{ll} \text{MRMC} & T_1 : AD_{7-} AD_0 \leftarrow (SPL) , A_{15-} A_8 \leftarrow (SPH) , ALE = \text{---} \end{array}$$

$$IO/\overline{M} = 0 \quad T_2 : \overline{RD} = 0, (SP) \leftarrow (SP)+1, AD_{7-} AD_0 \leftarrow M(AB)$$

$$S_1 = 1 \quad T_3 : \overline{RD} = 1, \uparrow, (rpH) \leftarrow M(AB)$$

$$S_0 = 1$$

It requires 3 m/c cycles and 10 states. The addressing mode is register indirect addressing mode.

4) POP PSW: The meaning of the instruction is load the processor vector word register from the top of the stack. The operation code format is,

1111
0001

$$= F1_H$$

It has no variation. The macro RTL implemented is,

$$\begin{array}{ll} \text{(FR)} & \leftarrow M(SP) \\ \text{(A)} & \leftarrow M(SP+1) \\ \text{(SP)} & \leftarrow (SP) + 2 \end{array}$$

The content of the memory location pointed by SP is moved to the flag register (i.e. to restore various condition flags). The content of the memory location whose address is one move than the content of SP is moved to register A. the content of SP is incremented by 2.

The micro RTL flow is same as Popup. It also requires 3 m/c cycles and 10 states the addressing mode is register indirect. Flags affected are Z, S, AC, P, and CY.

5) The meaning of the instruction is exchange the top of the stack with the content of (H, L ) register pair. The macro RTL implemented is,

$$\begin{array}{ll} M(SP) & \longleftrightarrow (L) \\ M(SP+1) & \longleftrightarrow (H) \end{array}$$

The content of register L is exchanged with the content of the memory location whose address is specified by the content of SP. The content of register H is exchanged with content the memory location whose address is one more than the content of SP.

The operation code format is

$$\boxed{11\ 100\ 011} = E3_H$$

It has no variations. It is a single byte instruction. The addressing mode is register indirect addressing mode none flags affected. The micro RTL flow is,

MC-1

OFMC

$IO/\overline{M} = 1$

M(AB)

$S_1 = 1$

$S_0 = 1$

$T_1: AD_7-AD_0 \leftarrow (PCL), A_{15}-A_8 \leftarrow (PCH), ALE = \text{---}\overline{\text{---}}\text{---}$   
 $T_2: \overline{RD} = 0, (PC) \leftarrow (PC) + 1, AD_7-AD_0 \leftarrow$

$T_3: \overline{RD} = 1, \uparrow, (IR) \leftarrow (AD_7-AD_0)$

$T_4: XTHL = 1$

MC - 2

MRMC

$IO/\overline{M} = 0$

$S_1 = 1$

$S_0 = 1$

$T_1: AD_7-AD_0 \leftarrow (SPL), A_{15}-A_8 \leftarrow (SPH), ALE = \text{---}\overline{\text{---}}\text{---}$   
 $T_2: \overline{RD} = 0, (SP) \leftarrow (SP) + 1, AD_7-AD_0 \leftarrow M(AB)$

$T_3: \overline{RD} = 1, \uparrow, (Z) \leftarrow (AD_7-AD_0)$

MC - 3

MWRMC

$IO/\overline{M} = 0$

$S_1 = 1$

$T_1: AD_7-AD_0 \leftarrow (SPL), A_{15}-A_8 \leftarrow (SPH), ALE = \text{---}\overline{\text{---}}\text{---}$   
 $T_2: \overline{WR} = 0, AD_7-AD_0 \leftarrow (L), (SP) \leftarrow (SP) + 1$

$T_3: \overline{WR} = 1, \uparrow, M(AB) \leftarrow (AD_7-AD_0), (L) \leftarrow (Z)$

MC - 4

MRMC

$IO/\overline{M} = 0$

$S_1 = 1$

$S_0 = 0$

$T_1: AD_7-AD_0 \leftarrow (SPL), A_{15}-A_8 \leftarrow (SPH), ALE = \text{---}\overline{\text{---}}\text{---}$   
 $T_2: \overline{RD} = 0, AD_7-AD_0 \leftarrow M(AB)$

$T_3: \overline{RD} = 1, \uparrow, (Z) \leftarrow (AD_7-AD_0)$

or W



MRMC       $T_1 : AD_7- AD_0 \leftarrow (SPL) , A_{15}- A_8 \leftarrow (SPH), \text{ ALE} = \text{ } \square \square \square$   
 $IO/\overline{M} = 0$        $T_2 : \overline{WR} = 0, (SP) \leftarrow (SP)-1, AD_7- AD_0 \leftarrow (H)$   
 $S_1 = 0$        $T_3 : \overline{WR} = 1, \uparrow, M(AB) \leftarrow (AD_7-AD_0), (H) \leftarrow (Z), (SP) \leftarrow$   
 $(SP)-1$   
 $S_0 = 1$

Thus it requires 16 states and 5 m/c cycles flags affection.

6. SPHL: The meaning of the instruction is the contents of register H & L are moved to register SP the macro RTL implements is,

$(SPH) \leftarrow (L)$   
 $(SPH) \leftarrow (H)$

The operation code format is

11 111 001
------------

 =E9<sub>H</sub>

It has no variations the addressing mode is register addressing mode flags affected none. the micro RTL flow is,

MC-1

OFMC       $T_1 : AD_7- AD_0 \leftarrow (PCL) , A_{15}- A_8 \leftarrow (PCH), \text{ ALE} = \text{ } \square \square \square$   
 $IO/\overline{M} = 1$        $T_2 : \overline{RD} = 0, (PC) \leftarrow (PC )+1, AD_7- AD_0 \leftarrow$   
 $M(AB)$   
 $S_1 = 1$        $T_3 : \overline{RD} = 1, \uparrow, (IR) \leftarrow (AD_7- AD_0)$   
 $S_0 = 1$        $T_4 : SPHL = 1$   
 $T_5 : (SPL) \leftarrow (L) \quad (SPH) \leftarrow (H)$   
 $T_5 : x$

2f requires one m/c cycle and 6 states.