Lecture-19

Instruction Set


MVI M, DATA:

This is an ALP statement DATA is symbolic name given to the 2nd byte of the instruction MVI is the mnemonic for move immediate. M in the operand field stands for memory pointer. The meaning of the instruction is 8 bit data available as a 2nd byte of the instruction should be moved to the memory location whose address is available in m pointer namely (H, L) register pair. The macro RTL implement should be.

$$M(H,L) \leftarrow \langle B_2 \rangle$$

The instruction format

There is no variation in this instruction. It is a 2 byte instruction. First byte is opcode & 2nd byte is 8 bit data. Figure 10.



The operation is illustrated in fig 10. The micro RTL flow is

$$\begin{array}{lll} MC-1 & Tl: AD_{7}-AD_{0} \leftarrow (PCL), A_{15}-A_{8} \leftarrow (PCH), ALE= \\ IO/\overline{M}=0 & T2: \overline{RD}=0, (PC) \leftarrow (PC)+1, \quad AD_{7}-AD_{0} \leftarrow M(AB) \\ S1=1 & T3: \overline{RD}=1, \uparrow, (IR) \leftarrow (AD_{7}-AD_{0}) \\ T3: \overline{RD}=1, \uparrow, (IR) \leftarrow (PCL), A_{15}-A_{8} \leftarrow (PCH), ALE= \\ IO/\overline{M}=0 & T2: \overline{RD}=0, (PC) \leftarrow (PC)+1, \quad AD_{7}-AD_{0} \leftarrow M(AB) \\ S1=1 & T3: \overline{RD}=1, \uparrow, (Z) \leftarrow (AD_{7}-AD_{0}) \\ S0=0 & MC-3 \\ MWRMC & T1: AD_{7}-AD_{0} \leftarrow (L), A_{15}-A_{8} \leftarrow (H), ALE= \\ IO/\overline{M}=0 & T2: \overline{WR}=0, \quad AD_{7}-AD_{0} \leftarrow (Z) \\ S1=0 & T3: \overline{WR}=1, \uparrow, M(AB) \leftarrow (AD_{7}-AD_{0}) \\ S0=1 & T3: \overline{WR}=1, \uparrow, M(AB) \leftarrow (AD_{7}-AD_{0}) \\ S0=1 & T3: \overline{WR}=1, \uparrow, M(AB) \leftarrow (AD_{7}-AD_{0}) \\ \end{array}$$

It requires three m/c cycle OFMC, MRMC, MWRMC and total 10 states. It needs 5μ sec time to execute this instruction using 2 MHz internal clock. Its immediate addressing mode.

LXI rp, DDATA:

This is an ALP statement DDATA stands for double data a symbolic name given to 16 bit data available immediately as the 2nd & 3rd byte of the instruction. Rp stands for LOAD IMMEDIATE register pair. The alphabet X in the mnemonic till that register pair is involved. The meaning of the instruction is the 16 bit data immediate available as the 2nd & 3rd byte of the instruction be loaded into register pair. The macro RTL implemented is,

$$(rpL) \leftarrow$$

 $(rpH) \leftarrow$

The instruction format is

00 RPO 001	N
<b<sub>2></b<sub>	N+1
<b<sub>3></b<sub>] N+2

<u>Notes:</u> Only in the instruction D_3 is zero for loading otherwise D_3 is '1' for loading. 4 variations exists in the this instruction. The bit code RP in the opcode at memory location N identifies the register pair.

RP = 00	LXI B, DDATA
RP = 01	LXI D, DDATA
RP = 10	LXI H, DDATA
RP = 11	LXI SP, DDATA

The micro RTL flow is

S0 = 0

$$\begin{array}{lll} MC-1 & TI: AD_7 - AD_0 \leftarrow (PCL), \ A_{15} - A_8 \leftarrow (PCH), \ ALE= \\ TO/\overline{M} = 0 & T3: \overline{RD} = 0, \ (PC) \leftarrow (PC) + 1 \ AD_7 - AD_0 \leftarrow M(AB) \\ S1 = 1 & T3: \overline{RD} = 1, \uparrow, \ (IR) \leftarrow (AD_7 - AD_0) \\ T4: LXIrp = 1 & T4: LXIrp = 1 & T2: \overline{RD} = 0, \ (PCL), \ A_{15} - A_8 \leftarrow (PCH), \ ALE= \\ IO/\overline{M} = 0 & T2: \overline{RD} = 0, \ (PC) \leftarrow (PC) + 1 \ AD_7 - AD_0 \leftarrow M(AB) \\ S1 = 1 & T3: \overline{RD} = 1, \uparrow, \ (rp) \leftarrow (AD_7 - AD_0) & T2: \overline{RD} = 0, \ (PCL), \ A_{15} - A_8 \leftarrow (PCH), \ ALE= \\ IO/\overline{M} = 0 & T1: AD_7 - AD_0 \leftarrow (PCL), \ A_{15} - A_8 \leftarrow (PCH), \ ALE= \\ IO/\overline{M} = 0 & T2: \overline{RD} = 0, \ (PC) \leftarrow (PC) + 1 \ AD_7 - AD_0 \leftarrow M(AB) \\ S1 = 1 & T3: \overline{RD} = 1, \uparrow, \ (rpH) \leftarrow (AD_7 - AD_0) & T3: \overline{RD} = 1, \uparrow, \ (rpH) \leftarrow (AD_7 - AD_0) & T3: \overline{RD} = 1, \uparrow, \ (rpH) \leftarrow (AD_7 - AD_0) & T3: \overline{RD} = 1, \uparrow, \ (rpH) \leftarrow (AD_7 - AD_0) & T3: \overline{RD} = 1, \uparrow, \ (rpH) \leftarrow (AD_7 - AD_0) & T3: \overline{RD} = 1, \uparrow, \ (rpH) \leftarrow (AD_7 - AD_0) & T3: \overline{RD} = 1, \uparrow, \ (rpH) \leftarrow (AD_7 - AD_0) & T3: \overline{RD} = 1, \uparrow, \ (rpH) \leftarrow (AD_7 - AD_0) & T3: \overline{RD} = 1, \uparrow, \ (rpH) \leftarrow (AD_7 - AD_0) & T3: \overline{RD} = 1, \uparrow, \ (rpH) \leftarrow (AD_7 - AD_0) & T3: \overline{RD} = 1, \uparrow, \ (rpH) \leftarrow (AD_7 - AD_0) & T3: \overline{RD} = 1, \uparrow, \ (rpH) \leftarrow (AD_7 - AD_0) & T3: \overline{RD} = 1, \uparrow, \ (rpH) \leftarrow (AD_7 - AD_0) & T3: \overline{RD} = 1, \uparrow, \ (rpH) \leftarrow (AD_7 - AD_0) & T3: \overline{RD} = 1, \uparrow, \ (rpH) \leftarrow (AD_7 - AD_0) & T3: \overline{RD} = 1, \uparrow, \ (rpH) \leftarrow (AD_7 - AD_0) & T3: \overline{RD} = 1, \uparrow, \ (rpH) \leftarrow (AD_7 - AD_0) & T3: \overline{RD} = 1, \uparrow, \ (rpH) \leftarrow (AD_7 - AD_0) & T3: \overline{RD} = 1, \uparrow, \ (rpH) \leftarrow (AD_7 - AD_0) & T3: \overline{RD} = 1, \uparrow, \ (rpH) \leftarrow (AD_7 - AD_0) & T3: \overline{RD} = 1, \uparrow, \ (rpH) \leftarrow (AD_7 - AD_0) & T3: \overline{RD} = 1, \uparrow, \ (rpH) \leftarrow (AD_7 - AD_0) & T3: \overline{RD} = 1, \uparrow, \ (rpH) \leftarrow (AD_7 - AD_0) & T3: \overline{RD} = 1, \uparrow, \ (rpH) \leftarrow (AD_7 - AD_0) & T3: \overline{RD} = 1, \uparrow, \ (rpH) \leftarrow (AD_7 - AD_0) & T3: \overline{RD} = 1, \uparrow, \ (rpH) \leftarrow (AD_7 - AD_0) & T3: \overline{RD} = 1, \uparrow, \ (rpH) \leftarrow (AD_7 - AD_0) & T3: \overline{RD} = 1, \uparrow, \ (rpH) \leftarrow (AD_7 - AD_0) & T3: \overline{RD} = 1, \uparrow, \ (rpH) \leftarrow (AD_7 - AD_0) & T3: \overline{RD} = 1, \uparrow, \ (rpH) \leftarrow (AD_7 - AD_0) & T3: \overline{RD} = 1, \uparrow, \ (rpH) \leftarrow (AD_7 - AD_0) & T3: \overline{RD} = 1, \uparrow, \ (rpH) \leftarrow (AD_7 - AD_0) & T3: \overline{RD} = 1, \uparrow, \$$

It requires three m/c cycle OFMC & two MRMC. And total no of 10 states. It needs 5µsec using 2 MHz internal clock. It is immediate addressing mode.

LDA ADDR:


This is an ALP statement. ADDR is the symbolic name given to the 16 bit address directly available in the instruction. LDA is the mnemonic for LOAD ACCUMULATOR DIRECT. The meaning of the instruction is the content of the memory location whose address is directly available in the instruction be loaded into the accumulator this is a 3 byte instruction format is

00 111 010	N
<b<sub>2></b<sub>	N+1
<b<sub>3></b<sub>	N.O
<u> </u>	^J N+2

The macro RTL implemented is

(A)
$$\leftarrow$$
 M(B₃,B₂)

This is directed addressing mode



The micro RTL flow is:

MC-1 $T1:AD_7 - AD_0 \leftarrow (PCL), A_{15} - A_8 \leftarrow (PCH), ALE =$ **OFMC** T2: \overline{RD} =0, (PC) \leftarrow (PC)+1 AD₇-AD₀ \leftarrow M(AB) $IO/\overline{M} = 0$ $T3:\overline{RD}=1,\uparrow,(IR)\leftarrow(AD_7-AD_0)$ S1 = 1T4:LDA=1S0 = 1MC-2**MRMC** $T1:AD_7 - AD_0 \leftarrow (PCL), A_{15} - A_8 \leftarrow (PCH), ALE =$ $IO/\overline{M} = 0$ T2: \overline{RD} =0, (PC) \leftarrow (PC)+1 AD₇-AD₀ \leftarrow M(AB) S1 = 1 $T3:\overline{RD}=1,\uparrow,(Z)\leftarrow(AD_7-AD_0)$ S0 = 0MC-3 $T1:AD_7-AD_0 \leftarrow (PCL), A_{15}-A_8 \leftarrow (PCH), ALE=$ **MRMC** $IO/\overline{M} = 0$ $T2: \overline{RD} = 0, (PC) \leftarrow (PC) + 1 AD_7 - AD_0 \leftarrow M(AB)$ S1 = 1 $T3:\overline{RD}=1,\uparrow,(W)\leftarrow(AD_{7}-AD_{0})$ S0 = 0MC-4 $T1:AD_7-AD_0 \leftarrow (Z), A_{15}-A_8 \leftarrow (W), ALE =$ **MRMC** $IO/\overline{M} = 0$ $T2: \overline{RD} = 0$, $AD_7 - AD_0 \leftarrow M(AB)$ S1 = 1 $T3:\overline{RD}=1,\uparrow,(A)\leftarrow M(AD_{7}-AD_{0})$ S0 = 0

STA ADDR:

This is an ALP statement STA is the mnemonic for the STORE ACCUMULATOR DIRECT. The meaning of the instruction is the content of the accumulator should be moved to the memory location whose address is directly available in the instruction itself as a 2nd & 3rd byte of instruction. This is a 3 byte instruction. The instruction format is

00 110 010	
<b<sub>2></b<sub>	

<B₃> N

N+2

The macro RTL should be

$$M(B_2, B_3) \leftarrow (A)$$

This has no variations this is. This is direct addressing mode. The micro RTL flow is:

$$\begin{array}{lll} MC-1 & Tl: AD_{7}-AD_{0} \leftarrow (PCL), A_{15}-A_{8} \leftarrow (PCH), AIE= \\ T2: \overline{RD}=0, (PC) \leftarrow (PC)+1 & AD_{7}-AD_{0} \leftarrow M(AB) \\ S1 = 1 & T3: \overline{RD}=1, \uparrow, (IR) \leftarrow (AD_{7}-AD_{0}) \\ T4: STA=1 & T4: STA=1 & T4: STA=1 & T2: \overline{RD}=0, (PC) \leftarrow (PCL), A_{15}-A_{8} \leftarrow (PCH), AIE= \\ IO/\overline{M}=0 & T2: \overline{RD}=0, (PC) \leftarrow (PC)+1 & AD_{7}-AD_{0} \leftarrow M(AB) \\ S1 = 1 & T3: \overline{RD}=1, \uparrow, (Z) \leftarrow (AD_{7}-AD_{0}) & T3: \overline{RD}=1, \uparrow, (Z) \leftarrow (PCL), A_{15}-A_{8} \leftarrow (PCH), AIE= \\ IO/\overline{M}=0 & T2: \overline{RD}=0, (PC) \leftarrow (PCL), A_{15}-A_{8} \leftarrow (PCH), AIE= \\ IO/\overline{M}=0 & T2: \overline{RD}=0, (PC) \leftarrow (PC)+1 & AD_{7}-AD_{0} \leftarrow M(AB) \\ S1 = 1 & T3: \overline{RD}=1, \uparrow, (W) \leftarrow (AD_{7}-AD_{0}) & S0=0 & T2: \overline{WR}=0, & AD_{7}-AD_{0} \leftarrow (A) \\ S1 = 0 & T3: \overline{WR}=1, \uparrow, M(AB) \leftarrow (AD_{7}-AD_{0}) & S0=1 & T3: \overline{WR}=1, \uparrow, M(AB) \leftarrow (AD_{7}-AD_{0}) & S0=1 & T3: \overline{WR}=1, \uparrow, M(AB) \leftarrow (AD_{7}-AD_{0}) & S0=1 & T3: \overline{WR}=1, \uparrow, M(AB) \leftarrow (AD_{7}-AD_{0}) & S0=1 & T3: \overline{WR}=1, \uparrow, M(AB) \leftarrow (AD_{7}-AD_{0}) & S0=1 & T3: \overline{WR}=1, \uparrow, M(AB) \leftarrow (AD_{7}-AD_{0}) & S0=1 & T3: \overline{WR}=1, \uparrow, M(AB) \leftarrow (AD_{7}-AD_{0}) & S0=1 & T3: \overline{WR}=1, \uparrow, M(AB) \leftarrow (AD_{7}-AD_{0}) & S0=1 & T3: \overline{WR}=1, \uparrow, M(AB) \leftarrow (AD_{7}-AD_{0}) & S0=1 & T3: \overline{WR}=1, \uparrow, M(AB) \leftarrow (AD_{7}-AD_{0}) & S0=1 & T3: \overline{WR}=1, \uparrow, M(AB) \leftarrow (AD_{7}-AD_{0}) & S0=1 & T3: \overline{WR}=1, \uparrow, M(AB) \leftarrow (AD_{7}-AD_{0}) & S0=1 & T3: \overline{WR}=1, \uparrow, M(AB) \leftarrow (AD_{7}-AD_{0}) & S0=1 & T3: \overline{WR}=1, \uparrow, M(AB) \leftarrow (AD_{7}-AD_{0}) & S0=1 & T3: \overline{WR}=1, \uparrow, M(AB) \leftarrow (AD_{7}-AD_{0}) & S0=1 & T3: \overline{WR}=1, \uparrow, M(AB) \leftarrow (AD_{7}-AD_{0}) & S0=1 & T3: \overline{WR}=1, \uparrow, M(AB) \leftarrow (AD_{7}-AD_{0}) & S0=1 & T3: \overline{WR}=1, \uparrow, M(AB) \leftarrow (AD_{7}-AD_{0}) & S0=1 & T3: \overline{WR}=1, \uparrow, M(AB) \leftarrow (AD_{7}-AD_{0}) & S0=1 & T3: \overline{WR}=1, \uparrow, M(AB) \leftarrow (AD_{7}-AD_{0}) & S0=1 & T3: \overline{WR}=1, \uparrow, M(AB) \leftarrow (AD_{7}-AD_{0}) & S0=1 & T3: \overline{WR}=1, \uparrow, M(AB) \leftarrow (AD_{7}-AD_{0}) & S0=1 & T3: \overline{WR}=1, \uparrow, M(AB) \leftarrow (AD_{7}-AD_{0}) & S0=1 & T3: \overline{WR}=1, \uparrow, M(AB) \leftarrow (AD_{7}-AD_{0}) & S0=1 & T3: \overline{WR}=1, \uparrow, M(AB) \leftarrow (AD_{7}-AD_{0}) & S0=1 & T3: \overline{WR}=1, \uparrow, M(AB) \leftarrow (AD_{7}-AD_{0}) & S0=1 & T3: \overline{WR}=1, \uparrow, M(AB) \leftarrow (AD_{7}-AD_{0}) & S0=1 & T3: \overline{WR}=1, \uparrow, M(AB) \leftarrow (AD_{7}-AD_{0}) & S0=1 &$$

It requires 4 machine cycle OFMC & 2 MRMC & one MWRMC and 13 states. It need 6.5µsec using 2 MHz internal clock.

(9) <u>LHLD ADDR</u>: This is an ALP statement LHLD is the mnemonic for LOAD (H, L) REGISTER PAIR DIRECT. The meaning the instruction is the content of the memory location whose address is directly available as 2nd & 3rd byte of the instruction register L and the content of the memory location at next higher address to the register H. this a 3 byte instruction. The instruction format is

00 101 010	N
<b<sub>2></b<sub>	N+1
<b<sub>3></b<sub>	Nico
	¹ N+2


The macro RTL implemented is

$$(L) \leftarrow M(B_3, B_2)$$
$$(H) \leftarrow M((B_3, B_2) + 1)$$

The micro RTL flow is

$$\begin{array}{ll} MC-1 \\ OFMC \\ IO/\overline{M}=0 \\ S1=1 \\ S0=1 \end{array} \begin{array}{ll} T1:AD_7-AD_0 \leftarrow (PCL), A_{15}-A_8 \leftarrow (PCH), ALE=\\ T2:\overline{RD}=0, (PC) \leftarrow (PC)+1, \ AD_7-AD_0 \leftarrow M(AB)\\ T3:\overline{RD}=1, \uparrow, M(AB) \leftarrow (AD_7-AD_0)\\ T4:LHLD=1 \\ MC-2 \\ MRMC \quad T1:AD_7-AD_0 \leftarrow (PCL), A_{15}-A_8 \leftarrow (PCH), ALE=\\ IO/\overline{M}=0 \quad T2:\overline{RD}=0, (PC) \leftarrow (PC)+1, \ AD_7-AD_0 \leftarrow M(AB)\\ S1=1 \quad T3:\overline{RD}=1, \uparrow, (Z) \leftarrow (AD_7-AD_0)\\ S0=0 \end{array}$$

MC−3
MRMC Tl:AD₇−AD₀ ← (PCL), A₁₅ −A₈ ← (PCH), ALE=
IO/
$$\overline{M}$$
 = 0 T2: \overline{RD} = 0, (PC) ← (PC) +1, AD₇ −AD₀ ← M(AB)
S1 =1 T3: \overline{RD} = 1, ↑, (W) ← (AD₇ −AD₀)
S0 = 0
MC−4
MRMC Tl:AD₇ −AD₀ ← (Z), A₁₅ −A₈ ← (W), ALE=
IO/ \overline{M} = 0 T2: \overline{RD} = 0, AD₇ −AD₀ ← M(AB)
S1 =1 T3: \overline{RD} = 1, ↑, (L) ← (AD₇ −AD₀)
S0 = 0
MC−5
MRMC Tl:AD₇ −AD₀ ← (Z+1), A₁₅ −A₈ ← (W), ALE=
IO/ \overline{M} = 0 T2: \overline{RD} = 0, AD₇ −AD₀ ← M(AB)
S1 =1 T3: \overline{RD} = 1, ↑, (H) ← (AD₇ −AD₀)
S0 = 0



This instruction requires 5m/c cycles OFMC & 4 MRMC and total 16 states. It needs 8µs using 2 MHz clock. This instruction has no variations. It is direct addressing mode.

(10) <u>SHLD ADDR:</u> This is an ALP statement SHLD is the mnemonic for STORE (H, L) REGISTER PAIR DIRECT. The meaning for the instruction is the content of (L) register should be

moved into the memory location whose address is available as 2nd & 3rd byte of the instruction itself and the content of (H) register should be moved into the memory location whose address is next higher address. The instruction format is

00 100 010	N
<b<sub>2></b<sub>	N+1
<b<sub>3></b<sub>	N+2
_	111+2

The macro RTL implemented should be,

$$M(B_3, B_2) \leftarrow (L)$$

 $M((B_3, B_2) + 1 \leftarrow (H)$

The micro RTL flow is,

$$\begin{array}{lll} MC-1 & Tl:AD_7-AD_0 \leftarrow (PCL), A_{15}-A_8 \leftarrow (PCH), ALE=\\ IO/\overline{M}=0 & T2:\overline{RD}=0, (PC) \leftarrow (PC)+1, \ AD_7-AD_0 \leftarrow M(AB)\\ S1=1 & T3:\overline{RD}=1,\uparrow, \ (IR) \leftarrow (AD_7-AD_0)\\ S0=1 & T4:SHLD=1 & \\ MC-2 & MRMC & T1:AD_7-AD_0 \leftarrow (PCL), A_{15}-A_8 \leftarrow (PCH), ALE=\\ IO/\overline{M}=0 & T2:\overline{RD}=0, (PC) \leftarrow (PC)+1, \ AD_7-AD_0 \leftarrow M(AB)\\ S1=1 & T3:\overline{RD}=1,\uparrow, \ (Z) \leftarrow (AD_7-AD_0)\\ S0=0 & MC-3 & \\ MRMC & T1:AD_7-AD_0 \leftarrow (PCL), A_{15}-A_8 \leftarrow (PCH), ALE=\\ IO/\overline{M}=0 & T2:\overline{RD}=0, (PC) \leftarrow (PCL), A_{15}-A_8 \leftarrow (PCH), ALE=\\ IO/\overline{M}=0 & T2:\overline{RD}=0, (PC) \leftarrow (PCL), A_{15}-A_8 \leftarrow (PCH), ALE=\\ IO/\overline{M}=0 & T2:\overline{RD}=0, (PC) \leftarrow (PC)+1, \ AD_7-AD_0 \leftarrow M(AB)\\ S1=1 & T3:\overline{RD}=1,\uparrow, \ (W) \leftarrow (AD_7-AD_0)\\ S0=0 & \\ \end{array}$$

$$\begin{array}{lll} MC-4 \\ MWRMC & Tl:AD_7-AD_0 \leftarrow (PCL), A_{15}-A_8 \leftarrow (PCH), ALE= \\ IO/\overline{M}=0 & T2:\overline{WR}=0, \ AD_7-AD_0 \leftarrow (A) \\ S1=0 & T3:\overline{WR}=1,\uparrow, M(AB) \leftarrow (AD_7-AD_0) \\ S0=1 \\ MC-5 \\ MWRMC & Tl:AD_7-AD_0 \leftarrow (PCL), A_{15}-A_8 \leftarrow (PCH), ALE= \\ IO/\overline{M}=0 & T2:\overline{WR}=0, \ AD_7-AD_0 \leftarrow (A) \\ S1=0 & T3:\overline{WR}=1,\uparrow, M(AB) \leftarrow (AD_7-AD_0) \\ S0=1 \end{array}$$

This instruction requires 5 m/c cycles OFMC, 2MRMC & 2 MWRMC and total 16 states, it needs 8µsec using 2 mhz. this instruction has no variations. It is direct addressing mode