


6-10-16

Microprocessors EE3089 — RISC multicycle Design (Extra Class)



MINI-DLX

R → ADD Rd, Rs1, Rs2
 SUB
 AND
 XOR
 SLL

Multiple Cycles

- Fetch
- Decode & Reg Read
- Execute/Computation of memory address
- Memory Access (R/W)
- RF Write

I → LW Rd (Rs1) Imm16
 SW Rd (Rs1) Imm16
 BEQ Rd Rs1 Imm16
 J → J Imm26


NOTE: Multi-cycle gives improved performance w/ time but the controller design becomes complicated

R-Type (Arithmetic - Logic Instruction)

Fetch:

State 1
(Add)

PC → mem
 db → 18
 PC → alu
 +4 → alu
 alu → PC



State 2
(Registers read)

I₂₀₋₁₆ → A1-RF
 I₁₅₋₁₁ → A2-RF
 D1 → T1
 D2 → T2

(ALU operation)

t1 → alu
 t2 → alu
 alu → T3

(Register write)

I₂₆₋₂₁ → A3-RF
 t3 → D3-RF

State 4


State 3 (Op)

Only one operation


per cycle. here because alu is already on use we do not access register file/mem

NOTE: There are no duplicates. They are made so as to simplify the flow diagram


Load Instruction



Store Instruction



Branch on Equality



- The flowchart for Jump can be written similarly (Beq like)

- Now we look at all our states and all the possible inputs to an unit and add necessary multiplexors.

Eg: Multiplexor at the input of A_2 because it can take I_{15-11} or I_{26-21} .
A larger number of multiplexors will be required before

- We require two different sign extends if the jump instruction also gives an offset.

- Store at all the states and all possible inputs to put multiplexors

- Merge all flowcharts to minimise the total number of states

Redundancies can be introduced to minimise states. This is done only if # of states is more important than power consumption.

- This will then lead to a state-flow diagram with branches depending on the op code.

$I_{15-11} \rightarrow A_2 - RF$ and $I_{26-21} \rightarrow A_2 - RF$

occurs on states which only differ in this one line. Hence we can add a control signal for this purpose which can be generated by the decoder itself and not the FSM

- Something about VHDL implementation of FSMs

→ 3 processes — one for instantiating flip-flops

— next-state logic

— control signal logic

→ specify all signal everytime to prevent latches

→ always have default case to prevent errors, any errors will cause a reset.