

## Lecture-25

2. CALL ADDR: This is an ALP statement ADDR the symbolic name given to the 16-bit address available as the 2<sup>nd</sup> and 3<sup>rd</sup> byte of the instruction that is a 3byte instruction the operation code format is,

11 000 0 1 1	N = CD <sub>4</sub>
< B <sub>2</sub> >	N + 1
< B <sub>3</sub> >	N + 2

If a program it looks as shown in fig.

X <sub>3</sub> X <sub>2</sub> X <sub>1</sub> X <sub>0</sub>	CD	N
	Y <sub>1</sub> Y <sub>0</sub>	N+1
	Y <sub>3</sub> Y <sub>2</sub>	N+2
X <sub>3</sub> X <sub>2</sub> X <sub>1</sub> X <sub>0</sub> +1	Next instruction	N+3

The op-code cycle CD being at memory location, the next address being (X<sub>3</sub>X<sub>2</sub>X<sub>1</sub>X<sub>0</sub>)<sub>4</sub> then N +3 = (X<sub>3</sub>X<sub>2</sub>X<sub>1</sub>X<sub>0</sub>)<sub>4</sub> is known as the return address this instruction is used for unconditional subroutine CALL. The starting address of the subroutine is Y<sub>3</sub>Y<sub>2</sub>Y<sub>1</sub>Y<sub>0</sub> available immediately in the instruction itself. The stack is made use of to store the return address before jumping to the subroutine. The meaning of the instruction is save the return address on the PC with the address immediately available RTL implemented is,

M [ (sp)-1 ] ← (PCH)


M [ (sp)-2 ] ← (PCL)

(sp) ← (sp)-2

(pc) ← (B<sub>3</sub>, B<sub>2</sub>)

Where (PCH,PCL) is the RETURN address the high order 8bits of the return address are moved to the memory location whose address is are less

than the content of sp. The low order 8 bits of the return address are moved to the memory location whose address is two less than the content of SP the content of the register SP is decremented by 2 so that it always point to the top of the stack. Content is transferred to the instruction whose address is specified in byte 2 & 3 of the current mode because the 16- bit address is immediately available in the instruction. Their also includes register indirect address has to be saved in the memory location whose address is available in the register SP. Condition before execution is,



The main RTL flow is


MC - 1

OFMC  $T_1: AD_{7-} AD_0 \leftarrow (PCL) , A_{15-} A_8 \leftarrow (PCH), ALE = \text{pulse}$   
 $IO/\overline{M} = 0$   $T_2: \overline{RD} = 0, (PC) \leftarrow (PC) + 1, AD_{7-} AD_0 \leftarrow$   
 $M(AB)$   
 $S_1 = 1$   $T_3: \overline{RD} = 1, \uparrow, (IR) \leftarrow (AD_{7-} AD_0)$   
 $S_0 = 1$   $T_4: CALL = 1$   
 $\left\{ \begin{matrix} T_5 \\ T_6 \end{matrix} \right\}: (sp) \leftarrow (sp) - 1$


MC - 2

MRMC  $T_1: AD_{7-} AD_0 \leftarrow (PCL) , A_{15-} A_8 \leftarrow (PCH) , ALE = \text{pulse}$   
 $IO/\overline{M} = 0$   $T_2: \overline{RD} = 0, (PC) \leftarrow (PC) + 1, AD_{7-} AD_0 \leftarrow$   
 $M(AB)$   
 $S_1 = 1$   $T_3: \overline{RD} = 1, \uparrow, (Z) \leftarrow (AD_{7-} AD_0)$   
 $S_0 = 1$


MC - 3



MC - 4



MC - 5



Thus it requires 5 machine cycles and total 18 states the largest instruction cycle is 8085. using 4MHz crystal, is 2 MHz internal clock it requires 9  $\mu$  sec to execute this instruction there is no variation in this instruction.


#### 4) C cend ADDR (condition call):

This is an ALP statement, this is also 3-byte instruction, 2<sup>nd</sup> and 3<sup>rd</sup> byte give the address of the subroutine when this instruction is executed, the  $\overline{M}P$  jumps to the subroutine if the condition tested is TRUE. If the condition is

not true then  $\mu P$  goes to execute the next instruction the instruction format is,

11	CCC	10 0	N
< B <sub>2</sub> >			N + 1
< B <sub>3</sub> >			N + 2
			N + 3 return address

This has 8 variations for CCC, 000 to 111 the corresponding instructions are CNZ, CZ, CNC, CC, CPO, CPE, CP, CM the macro RTL implemented is shown in Fig.




If has immediate addressing mode  $\Delta$  register indirect addressing mode.


If the specified condition is true, the execution specified in the CALL

Instruction are performed otherwise control continues sequentially. The micro RTL flow is,


MC - 1

OFMC  $T_1: AD_7-AD_0 \leftarrow (PCL) \text{ , } A_{15}-A_8 \leftarrow (PCH), ALE =$    
 $IO/\overline{M} = 0 \quad T_2: \overline{RD} = 0, \quad (PC) \leftarrow (PC)+1, AD_7-AD_0 \leftarrow$   
 $M(AB)$   
 $S_1 = 1 \quad T_3: \overline{RD} = 1, \uparrow, \quad (IR) \leftarrow (AD_7-AD_0)$   
 $S_0 = 1 \quad T_4: C\text{ cend} = 1$   
 $\left\{ \begin{matrix} T_5 \\ T_6 \end{matrix} \right. : (sp) \text{ of condition is } \leftarrow (sp) - 1$


MC - 2

MRMC  $T_1: AD_7-AD_0 \leftarrow (PCL) \text{ , } A_{15}-A_8 \leftarrow (PCH), ALE =$    
 $IO/\overline{M} = 0 \quad T_2: \overline{RD} = 0, \quad (PC) \leftarrow (PC)+1, AD_7-AD_0 \leftarrow$   
 $M(AB)$   
 $S_1 = 1 \quad T_3: \overline{RD} = 1, \uparrow, \quad (Z) \leftarrow (AD_7-AD_0)$   
 $S_0 = 1$


MC - 3

MRMC  $T_1: AD_7-AD_0 \leftarrow (PCL) \text{ , } A_{15}-A_8 \leftarrow (PCH) \text{ , } ALE =$    
 $IO/\overline{M} = 0 \quad T_2: \overline{RD} = 0, \quad (PC) \leftarrow (PC)+1, (AD_7-AD_0) \leftarrow$   
 $M(AB)$   
 $S_1 = 1 \quad T_3: \overline{RD} = 1, \uparrow, \quad (W) \leftarrow (AD_7-AD_0)$   
 $S_0 = 1$

MC - 4

MRMC  $T_1: AD_7-AD_0 \leftarrow (SPL) \text{ , } A_{15}-A_8 \leftarrow (SPH) \text{ , } ALE =$    
 $IO/\overline{M} = 0 \quad T_2: \overline{WR} = 0, \quad (SP) \leftarrow (SP)-1 \text{ (} AD_7-AD_0 \leftarrow (PCH),$   
 $S_1 = 1 \quad T_3: \overline{WR} = 1, \uparrow, \quad M(SP) \leftarrow (AD_7-AD_0) \text{ ,}$   
 $S_0 = 1$

MC - 5

MWCMC  $T_1: AD_7-AD_0 \leftarrow (SPL) \text{ , } A_{15}-A_8 \leftarrow (SPH) \text{ , } ALE =$    
 $IO/\overline{M} = 0 \quad T_2: \overline{WR} = 0, \quad (AD_7-AD_0) \leftarrow (PCL),$

$$\begin{aligned}
S_1 &= 1 & T_3 : WR &= 1, \uparrow, M(AB) \leftarrow (AD_7-AD_0), \\
S_0 &= 1 & T_1 : A_{15}-A_8 &\leftarrow (W), AD_1-AD_0 \leftarrow (Z), ALE \\
& & FEO & T_2 : (PC) \leftarrow (WZ) + 1,
\end{aligned}$$

Thus if condition is true it requires 18 states and otherwise 9 states are required.

##### 5) RET (Return):

This is an ALP statement, stands for RETURN. The meaning OS return to the main program from the subroutine unconditionally, obviously the instruction should be a part of the subroutine program. This is a single byte instruction the operation code format is,

$$\boxed{11 \quad CCC \quad 10 \quad 0} \quad N = C9_H$$

The macro RTL implemented is,


$$\begin{aligned}
(PC_L) &\leftarrow M(SP) \\
(PC_H) &\leftarrow M[(sp) + 1] \\
(sp) &\leftarrow (sp) + 2
\end{aligned}$$

When this instruction is executed the 16 bit, address data available at the top of the stack shall be loaded into the (PC) and stack print is readjusted a that it again print to the top of the stack the content of the memory location whose address is specified in register SP is moved to the low order 8 bits of the memory location whose address is one more than the content of register SP register is moved to the high order 8 bits of pc, the content of the register SP is incremented by 2. 2f is for the used to set to it that the proper RETURN ADDR is available correctly on the top of the stack before asking the  $\mu p$  to execute the RET instruction

The micro RTL flow is,


MC - 1

OFMC  
 $IO/\overline{M} = 0$   
M(AB)  
 $S_1 = 1$   
 $S_0 = 1$

$T_1 : AD_{7-} AD_0 \leftarrow (PCL) \text{ , } A_{15-} A_8 \leftarrow (PCH) \text{ , } ALE =$    
 $T_2 : \overline{RD} = 0, \text{ (PC)} \leftarrow (PC) + 1, AD_{7-} AD_0 \leftarrow$   
 $T_3 : \overline{RD} = 1, \uparrow, \text{ (IR)} \leftarrow (AD_{7-} AD_0)$   
 $T_4 : RET = 1$


MC - 2

MRMC  
 $IO/\overline{M} = 0$   
M(AB)  
 $S_1 = 1$   
 $S_0 = 1$

$T_1 : AD_{7-} AD_0 \leftarrow (SPL) \text{ , } A_{15-} A_8 \leftarrow (SPH) \text{ , } ALE =$    
 $T_2 : \overline{RD} = 0, \text{ (SP)} \leftarrow (SP) + 1, AD_{7-} AD_0 \leftarrow$   
 $T_3 : \overline{RD} = 1, \uparrow, \text{ (PCL)} \leftarrow (AD_{7-} AD_0)$

MC - 3


MRMC  
 $IO/\overline{M} = 0$   
 $S_1 = 1$   
 $S_0 = 1$

$T_1 : AD_{7-} AD_0 \leftarrow (SPL) \text{ , } A_{15-} A_8 \leftarrow (PCH) \text{ , } ALE =$    
 $T_2 : \overline{RD} = 0, \text{ (SP)} \leftarrow (SP) + 1, (AD_{7-} AD_0) \leftarrow M(AB)$   
 $T_3 : \overline{RD} = 1, \uparrow, \text{ (CH)} \leftarrow (AD_{7-} AD_0)$


Thus it requires 3m/c cycles and 10states, for 2MH<sub>3</sub> internal clock the time required is 5  $\mu$  sec, the address mode is register indirect.

Rn: This is a conditional return statement, if is also a part of the subroutine. Whenever this instruction is executed  $\mu$  p checks up the condition (condition flags).

If the condition is true then the  $\mu$  p returns to the main program by loading the PC with the return address stored at the top of the stack of the conditional is not true then the next instruction is the subroutine will be executed. The macro RTL Implemented is shown as a flow chart.




This is a single byte instruction the OP code is



There are 8 variations in this statement depending upon CCC. They are RNZ, RZ, RNC, RC, RPD, RPE, RP and RM. The addressing mode is register indirect because the return address is available in the memory location pointed by SP the micro RTL flow is given.

MC - 1




MC<sub>1</sub>


Of the next instruction.



MC - 2

MRMC	$T_1: AD_7-AD_0 \leftarrow (SPL) \quad , \quad A_{15}-A_8 \leftarrow (SPH) \quad , ALE = $	
$IO/\overline{M} = 0$	$T_2: \overline{RD} = 0, \quad (SP) \leftarrow (SP)+1, \quad AD_7-AD_0 \leftarrow$	
M(AB)		
$S_1 = 1$	$T_3: \overline{RD} = 1, \quad \uparrow, \quad (PCL) \leftarrow (AD_7-AD_0)$	
$S_0 = 1$		

MC - 3

MRMC	$T_1: AD_7-AD_0 \leftarrow (SPL) \quad , \quad A_{15}-A_8 \leftarrow (SPH) \quad , ALE = $	
$IO/\overline{M} = 0$	$T_2: \overline{RD} = 0, \quad (SP) \leftarrow (SP) + 1, \quad (AD_7-AD_0) \leftarrow M(AB)$	
$S_1 = 1$	$T_3: \overline{RD} = 1, \quad \uparrow, \quad (PCH) \leftarrow (AD_7-AD_0)$	
$S_0 = 1$		

Thus if the conditions is true it needs 12 states otherwise 6 states.