

3-variable Boolean Expression

$$P(A, B, C) = \Sigma m(0, 2, 4, 5, 6, 7)$$

$$Y = \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C} + A\bar{B}C + AB\bar{C} + ABC$$

K-map


	BC	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
A	0 0 0	0 1 1	1 1 1	1 1 0	
\bar{A}	0 1 1	0 1 1	0 1 1	1 1 1	1 0 0
	1 0 0	0 1 1	0 1 1	1 1 1	1 0 0
	4 5 6	5 6 7	6 7 8	7 8 9	8 9 10

$$Y = A + \bar{C}$$

Truth Table

A	C	y
0	0	1
0	1	0
1	0	1
1	1	1

Circuit diagram



4-variable Boolean Expression

$$P(A, B, C, D) = \Sigma m(0, 2, 5, 7, 8, 10, 13, 15)$$

$$Y = \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}C\bar{D} + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + A\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}D + A\bar{B}C\bar{D} + ABCD$$

Date :

Exp. No. 01 [A]

Exp. Title Realize 3-variable and 4-variable Boolean expressions, Simplify using K-map and implementing Basic gates.

Page No. 1

Aim: Realize 3-variable and 4-variable Boolean expressions, Simplify using K-map and implementing Basic Gates.

Apparatus Required

	SL.NO.	Component	Specification
	1	AND GATE	IC 7408
	2	OR GATE	IC 7432
	3	NOT GATE	IC 7404
	4	IC TRAINER GATE	-
	5	PATCH CORDS	-

Theory: Karnaugh maps are used to simplify real-world logic requirements so that they can

be implemented using a minimum number of logic gates. A sum of products expression (SOP) can always be implemented using AND gates feeding into an OR gate, and product-of-sums expression (POS) leads to OR gates feeding into an AND gate.

The POS expression gives a complement of the function (if P is the function so its complement will be \bar{P}). Karnaugh maps can also be used to simplify logic expressions in software design. Boolean conditions as used for example in conditional statements, can get very complicated, which makes the code difficult to read and to maintain. Once minimized, canonical sum-of-products and product-of-sums expressions can be implemented directly using AND and OR logic operators.

K-Map


		cd	$\bar{c}\bar{d}$	$\bar{c}d$	c d	$c\bar{d}$
		AB	0 0	0 1	1 1	1 0
$\bar{A}\bar{B}$	0 0	1	0	0	1	1
$\bar{A}B$	0 1		1	1		0
AB	1 1	0	1	1		0
$A\bar{B}$	1 0	1	0	0	1	

$$y = \bar{B}\bar{D} + BD$$

not gate

Truth table

Inputs		B	D	B'	D'	$B'D'$	BD	$B'D' + BD$	Output
0	0	0	0	1	1	0	0	0	0
0	1	0	1	1	0	0	0	0	0
1	0	1	0	0	1	0	0	0	0
1	1	1	1	0	0	1	1	1	1

Circuit diagram

Date :	Exp. Title	Page No.
Exp. No.		2

Applications of Karnaugh's Map

- * They are used in design and implementation of Digital Circuits.
- * K-maps are useful for detecting and eliminating race condition.

Procedure

1. Make sure that the given Components are working Properly before connecting to the trainers circuit.
2. Place the given IC's in the sockets provided on the trainers circuit.
3. Make the Connections as per the circuit diagram.
Now on the power supply.
4. For the different Combinations of the inputs given in the truth table, and verify the outputs in trainer kit.
5. Switch off the power supply and remove the connections.

Result :

3 variable and 4-variable Boolean expressions are simplified and verified using Basic gates

3-Variable Boolean Expression

Output

a

b

c

y-out

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

y-out

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

a

b

c

Date :

Exp. No. 01 [B]

Exp. Title Simulate and verify the working of above expressions using VHDL.Page No. 33-variable Boolean Expression

$$Y = A + \bar{C}$$

entity three-variable-booleanExp

```
port(a,b,c:in STD_LOGIC; y_out:out STD_LOGIC);
end three-variable-booleanExp;
```

architecture Behavioral of three-variable-booleanExp is

begin

$$y_out \leq (a \text{ or } (\text{not}(c)))$$

end Behavioral;

4-variable Boolean Expression

$$Y = \bar{B}\bar{D} + BD$$

entity four-variableBool-Exp is

```
port(a,b,c,d:in STD_LOGIC; y_out:out STD_LOGIC);
end four-variableBool-Exp;
```

architecture Behavioral of four-variableBool-Exp is begin

$$y_out \leq ((\text{not}(b)) \text{ and } (\text{not}(d))) \text{ or } (b \text{ and } d)$$

end Behavioral;

Half Adder

Truth Table

[8] 10

Cell No.	Input		Output	
	A	B	Sum	Carry
0	0	0	0	0
1	0	1	1	0
2	1	0	0	0
3	1	1	0	1

K-Map

sum

Carry


		B	
		0	1
A	0	0	(1)
	1	(1)	0

		B	
		0	1
A	0	0	0
	1	0	(1)

$$\text{Sum} = \bar{A}B + A\bar{B}$$

$$\text{Carry} = AB$$

Circuit diagram



Date :

Exp. No. 02 [A]

Exp. Title Design and Implement Half Adder and Full Adder using Basic Gates

Page No.

4

Aim: Design and Implement Half Adder and Full Adder using Basic Gates

Apparatus Required

SL.NO.	Component	specification
1	AND GATE	IC 7408
2	OR GATE	IC 7432
3	NOT GATE	IC 7404
4	IC TRAINER KIT	
5	PATCH CORDS	

Theory

Half Adder: A half adder has two inputs for the two bits to be added and two outputs one from the sum 's' and other from the carry 'c' into the higher address position. Above circuit is called as a carry signal from the addition of the less significant bits sum from the XOR gate the carry out from the AND gate.

Full Adder: A full adder is a combinational circuit that forms the arithmetic sum of inputs. It consists of three inputs and two outputs. A full adder is useful to add three bits at a time but a half adder cannot do so. In full adder sum output will be taken from XOR Gate, carry output will be taken from OR Gate.

Applications

- * They are used in computers, calculators and various digital measuring instruments.
- * They are used in digital processing devices.

Full Adder

Half adder has sum & carry
Full adder has sum & carry

000000

Truth Table

Cell NO.	Inputs			Outputs	
	A	B	C	Sum	Carry
0	0	0	0	0	0
1	0	0	1	1	0
2	0	1	0	1	0
3	0	1	1	0	1
4	1	0	0	1	0
5	1	0	1	0	1
6	1	1	0	0	1
7	1	1	1	1	1

K-Map for sum: logic out will make 1 if $A = 0, B = 1, C = 1$

$\bar{A} \bar{B} \bar{C}$ $\bar{B} \bar{C}$ $B \bar{C}$ $B \bar{C}$

\bar{A}	0	0	1	0	1
A	1	0	0	1	0
	0	0	1	1	0
	1	0	0	1	0

$$\text{Sum} = \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$\text{Sum} = \bar{A}\bar{B}\bar{C} + B\bar{C} + A(B\bar{C} + \bar{B}\bar{C})$$

K-Map for carry: logic out will make 1 if $A = 1, B = 1, C = 1$

$\bar{A} \bar{B} \bar{C}$ $\bar{B} \bar{C}$ $B \bar{C}$ $B \bar{C}$

\bar{A}	0	0	0	1	0
A	1	0	1	1	1
	0	0	1	1	0
	1	0	0	1	1

$$\text{Carry} = BC + AC + AB$$

Date :

Exp. No.

Exp. Title

Page No.

05


Procedure

1. Make sure that the given Components are working properly before connecting to the trainer circuit.
2. Place the given IC's in the sockets provided on the trainer circuit.
3. Make the Connections as per the Circuit diagram. Now On the power supply.
4. For the different combinations of the inputs given in the truth table, Verify the out the trainerkit
Switch off the power supply and remove the connections.


Result

Half adder and full adder truth tables are verified.


Circuit diagram for Full adder



Half Adder with same four phases using 7408 ICs



Full adder



Date :

Exp. No 02 [B]

Exp. Title Simulate and Verify the working of above expressions using VHDL.

Page No.

06

Half Adder

entity half_Adder is

Port (a, b: in STD-LOGIC; carry, sum: out STD-LOGIC);
end half_Adder;

architecture Behavioural of half_Adder is begin

sum <= (not (a) and b) or (a and (not (b)));

carry <= a and b;

end Behavioral;

Full Adder

entity fullAdder is

Port (a, b, c: in STD-LOGIC; sum, carry: out STD-LOGIC);
end fullAdder;

architecture Behavioural of Full Adder is begin

sum <= (not (c) and (a xor b)) or (c and (a xor b));

carry <= (a and b) or (a and c) or (b and c);

end Behavioral;

Truth Table

	A	B	C	D	y	Implementation table
0	0	0	0	0	1	D_0 4
1	0	0	1	0	0	D_1 3
2	0	1	0	0	1	\bar{D} D_2 2
3	0	0	1	0	0	\bar{D} D_3 1
4	1	0	0	0	0	D D_4 15
5	1	0	1	0	1	\bar{D} D_5 14
6	1	1	0	0	1	\bar{D} D_6 13
7	1	1	0	1	0	D D_7 12

Date:

Exp. No. 03 [A]

Exp. Title A 4-variable logic expression, Simplify it using Entered Variable Map and realize the simplified logic exp using 8:1 MUX.

Page No.

07

Aim: Given a 4-variable logic expression, Simplify it using Entered Variable Map and realize the Simplified logic expression using 8:1 multiplexer.

Apparatus Required

SL.NO	Component	Specification
1	8:1 MUX	IC 74151
2	NOT GATE	IC 7404
3	IC TRAINER KIT	-
4	PATCH CORDS	-


Theory

Entered variable Map K-Map is the best manual technique to solve Boolean equations, but it becomes difficult to manage when number of variables exceed 5 or 6. So, a technique called Variable Entitant Map (VEM) is used to increase the effective size of K-map. It allows a smaller map to handle large numbers of variables. This is done by writing output in terms of input.


Multiplexers It is a combinational circuit which have many data inputs and single output depending on control or select inputs. For N inputs lines, $\log n$ (base 2) selection lines, or we can say that for 2^n input lines, n selection lines are required. Multiplexers are also known as "Data n selector, Parallel to serial converter, many to one circuit, universal logic circuit". Multiplexers are mainly used to increase amount of the data that can be sent over the networks within certain amount of time and bandwidth.

4-variable function using IC 74151

8:1 Multiplexer using IC 74151



$$f(a,b,c,d) = m(0, 1, 4, 6, 9, 10, 12, 14)$$



Date :	Exp. Title	Page No.
Exp. No.		08

Application

Multiplexers

- * Communication System
- * Telephone Network
- * Computer Memory

Entered Variable Map


- * It is commonly used to solve problems involving multiplexers.

Procedure

1. Make sure that the given components are working properly before connecting to the trainers circuit.
2. Place the given IC's in the sockets provided on the trainers circuit.
3. Make the connections as per the circuit diagram. Now on the power supply.
4. For the different combinations of the inputs given in the truth table, Verify the outputs of the trainers kit. Switch off the power supply and remove the connections.

Result

Given function is verified using truth table.



Output

- 0 - 0 - 0 - 0 - 0 - 0 -

d-0 d-1 d-2 d-3 d-4 d-5 d-6 d-7 d-8 d-9 d-10 d-11

max-out

min-out

avg-out

sum-out

prod-out

diff-out

abs-out

sqrt-out

exp-out

log-out

sin-out

cos-out

tan-out

cosh-out

sinh-out

tanh-out

asinh-out

atanh-out

atan2-out

ceil-out

floor-out

round-out

trunc-out

sign-out

sgn-out

clip-out

clip01-out

clip10-out

clip0101-out

clip1010-out

clip010101-out

clip1010101-out

clip01010101-out

clip101010101-out

clip0101010101-out

clip10101010101-out

clip010101010101-out

clip1010101010101-out

clip01010101010101-out

clip101010101010101-out

clip0101010101010101-out

clip10101010101010101-out

clip010101010101010101-out

clip1010101010101010101-out

clip01010101010101010101-out

clip101010101010101010101-out

clip0101010101010101010101-out

clip10101010101010101010101-out

clip010101010101010101010101-out

Date:

Exp. No. 03 [B]

Exp. Title Simulate and Verify the working of 8:1 multiplexers using VHDL.

Page No.

09

entity Multiplexer is

```
Port (sel : in STD_LOGIC_VECTOR (2 downto 0));
      d_0, d_1, d_2, d_3, d_4, d_5, d_6, d_7 : in STD_LOGIC;
```

```
      mux_out : out STD_LOGIC);
```

end Multiplexer;

architecture Behavioral of Multiplexers is begin

```
Process (sel, d_0, d_1, d_2, d_3, d_4, d_5, d_6, d_7)
```

begin

Case sel is

when "000" \Rightarrow mux_out <= d_0;

when "001" \Rightarrow mux_out <= d_1;

when "010" \Rightarrow mux_out <= d_2;

when "011" \Rightarrow mux_out <= d_3;

when "100" \Rightarrow mux_out <= d_4;

when "101" \Rightarrow mux_out <= d_5;

when "110" \Rightarrow mux_out <= d_6;

when "111" \Rightarrow mux_out <= d_7;

when others \Rightarrow null;

end Case;

end process;

end Behavioral;

Select lines			Inputs								Output	
A	B	C	D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7		
0	0	0	1	0	1	0	1	0	1	0	1	0
0	0	1	1	0	1	0	1	0	1	0	0	0
0	1	0	1	0	1	0	1	0	1	0	1	0
0	1	1	1	0	1	0	1	0	1	0	0	0
1	0	0	1	0	1	0	1	0	1	0	1	0
1	0	1	1	0	1	0	1	0	1	0	0	0
1	1	0	1	0	1	0	1	0	1	0	1	1
1	1	1	1	0	1	0	1	0	1	0	0	0

Truth Table

with channel logic statement

Binary Code with Array Code

Cell No.	B_3	B_2	B_1	B_0	G_3	G_2	G_1	G_0
0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	1
2	0	0	1	0	0	0	1	0
3	0	0	1	1	0	0	1	1
4	0	1	0	0	0	1	0	0
5	0	1	0	1	0	1	1	1
6	0	1	1	0	0	1	0	1
7	0	1	1	1	0	1	0	0
8	1	0	0	0	1	0	0	0
9	1	0	0	1	0	0	0	1
10	1	0	1	0	0	1	0	1
11	1	0	1	1	0	1	0	0
12	1	1	0	0	0	0	1	0
13	1	1	0	1	0	0	1	1
14	1	1	1	0	0	0	0	1
15	1	1	1	1	1	0	0	0

K-Map

G_0	B_3B_2	$\bar{B}_3\bar{B}_2$	$B_3\bar{B}_2$	\bar{B}_3B_1	$B_3\bar{B}_1$	$\bar{B}_1\bar{B}_0$	$B_1\bar{B}_0$	$\bar{B}_0\bar{B}_0$
B_3B_2	00	01	11	10				
$\bar{B}_3\bar{B}_2$	00	1	0	1				
01	0	1	0	1				
B_3B_2	00	1	0	1				
01	12	13	14	15				
$\bar{B}_3\bar{B}_3$	00	1	0	1				
10	08	09	11	10				

G_1	B_1B_2	$\bar{B}_1\bar{B}_2$	$B_1\bar{B}_2$	$\bar{B}_2\bar{B}_2$	$B_2\bar{B}_2$	$\bar{B}_2\bar{B}_1$	B_2B_1	\bar{B}_1B_1
B_3B_2	00	01	01	11	10	11	10	10
$\bar{B}_3\bar{B}_2$	00	0	0	1	1	0	0	1
01	0	1	0	1	0	1	0	0
B_3B_2	00	1	0	1	0	1	0	0
01	1	1	0	1	1	1	0	0
$\bar{B}_3\bar{B}_3$	00	1	0	1	0	1	0	0
10	0	0	1	0	0	0	1	0

$$G_0 = B_0 \bar{B}_1 + \bar{B}_0 B_1$$

$$G_1 = B_2 \bar{B}_1 + \bar{B}_2 B_1$$

Date :

Exp. No. 04 [A]

Exp. Title Design and Implement the
Binary to grey Code Converter using
Basic gates.

Page No.

10

Aim: Design and implement the Binary to grey Code Converter using Basic gates.

Apparatus Required

SL. NO.	Component	Specification
1	AND GATE	IC 7408
2	OR GATE	IC 7432
3	NOT GATE	IC 7404
4	IC TRAINER KIT	
5	PATCH CORDS	

Theory : Binary Numbers is the default way to store numbers but in many applications, binary numbers are difficult to use and a variety of binary numbers is needed. This is where Gray codes are very useful.

Gray code has a property that two successive numbers differ in only one bit because of this property gray code does the cycling through various states with minimal effort.

Applications

- * Analog to digital Converters.
- * Used for error Correction in digital Communications.
- * Used in transmission of digital signals.

G_2

$B_1 B_0$	$\bar{B}_1 \bar{B}_0$	$B_2 B_0$	$\bar{B}_2 \bar{B}_0$	$B_3 B_2$	$\bar{B}_3 \bar{B}_2$
0 0	1 1	1 1	0 0	0 0	0 0
0 1	1 0	0 1	1 0	1 1	0 1
1 1	0 1	0 0	1 1	1 0	1 1
1 0	0 0	1 1	1 0	0 1	1 0


G_3

$B_1 B_0$	$\bar{B}_1 \bar{B}_0$	$\bar{B}_1 B_0$	$B_1 \bar{B}_0$	$B_1 B_2$	$\bar{B}_1 \bar{B}_2$
0 0	0 0	0 1	1 0	0 0	1 0
0 1	1 0	1 1	0 1	1 1	0 1
1 1	1 1	0 1	1 0	1 0	1 1
1 0	0 1	0 0	1 1	0 1	1 0

$$G_2 = B_2 \bar{B}_3 + \bar{B}_2 B_3$$

$$G_3 = B_3$$

Circuit diagram



Date :	Exp. Title	Page No.
Exp. No.		11


Procedure

1. Make sure that the given Components are working properly before connecting to the trainer circuit.
2. Place the given IC's in the sockets provided on the trainer circuit.
3. Make the Connections as per circuit diagram Note on the power supply.
4. For the different combinations of the inputs given in the truth table, verify the outputs of trainers kit. Switch off the power supply and remove the connections.

Result

Binary to Gray Code truth table is verified.

Electron beam scanning



verticals of short duration cause no damage

Date :

Exp. No. 04 [B]

Exp. Title Simplify and verify the working of Binary to Gray Code Converter using VHDL.

Page No.

12

```

entity BinaryToGray is
    Port(b: in std_logic_vector(3 downto 0);
         g: out std_logic_vector(3 downto 0));
end BinaryToGray;
architecture Behavioral of BinaryToGray is
begin
    g(3) = b(3);
    g(2) <= b(3) XOR b(2);
    g(1) <= b(2) XOR b(1);
    g(0) <= b(1) XOR b(0);
end Behavioral;

```

3-Bit Parity Generator

Truth Table

Cell NO.	A	B	C	Pae
0	0	0	0	0
1	0	0	1	1
2	0	1	0	1
3	0	1	1	0
4	1	0	0	1
5	1	0	1	0
6	1	1	0	0
7	1	1	1	0


K-Map

		Bc	$\bar{B}\bar{C}$	$\bar{B}c$	Bc	B \bar{C}	$\bar{B}\bar{C}$
		0	0	1	1	1	0
		A	0	0	(1)	0	(1)
		A	1	(1)	0	(1)	0
			4	5	7	6	

$$Pae = \bar{A}\bar{B}c + \bar{A}B\bar{c} + AB\bar{c} + ABC$$

$$Pae = \bar{A}\bar{B}c + B\bar{c} + A(Bc + \bar{B}\bar{c})$$

Circuit diagram



Date :

Exp. No. 05

Exp. Title Design and Implement the truth table of 3-Bit Parity Generators and 4-bit Checkers with an even parity bit.

Page No.

13

Aim : Design and Implement the truth table of 3-bit parity Generators and 4-bit checkers with an Even Parity bit using basic gates.

Apparatus Required

SL.NO	Component	Specification
1	AND GATE	IC 7408
2	OR GATE	IC 7432
3	NOT GATE	IC 7404
4	IC TRAINER KIT	-
5	PATCH CORDS	-

Theory : Majority of modern communication is Digital in nature i.e., it is a combination of 1's and 0's. The digital data is transmitted either through wires (in case of wired communication) or wireless. Even in an advanced mode of communication, there will be errors while transmitting data (due to noise).

The simplest of errors is corruption of a bit i.e., a 1 may be transmitted as a 0 or vice-versa. To confirm whether the received data is the intended data or not, we should be able to detect errors at the receiver.

The parity generating technique is one of the most widely used error detection techniques for the data transmission. In digital systems, when binary data is transmitted and processed, data may be subjected to noise so that such noise can alter 0s (of data bits) to 1s and 1s to 0s.

Hence, a parity bit is added to the word containing data in order to make number of 1s either even or odd.

4-Bit parity checker

Truth Table

Cell NO.	A	B	C	D	Parity
0	0	0	0	0	0
1	0	0	0	1	1
2	0	0	1	0	1
3	0	0	1	1	0
4	0	1	0	0	1
5	0	1	0	1	0
6	0	1	1	0	0
7	0	1	1	1	1
8	1	0	0	0	1
9	1	0	0	1	0
10	1	0	1	0	0
11	1	0	1	1	1
12	1	1	0	0	0
13	1	1	0	1	1
14	1	1	1	0	1
15	1	1	1	1	0

The message containing the data bits along with parity bit is transmitted from transmitter to receiver.

At the receiving end, the number of 1s in the message is counted and if it doesn't match with the transmitted one, it means there is an error in the data. Thus, the parity bit is used to detect errors, during the transmission of binary data.

A parity generator is a combinational logic circuit that generates the parity bit in the transmitter. On the other hand, a circuit that checks the parity in the receiver is called parity checker. A combined circuit or device of parity generators and parity checkers are commonly used in digital systems to detect the single bit errors in the transmitted data.

The sum of the data bits and parity bits can be even or odd. In even parity, the added parity bit will make the total number of 1s an even number, whereas in odd parity, the added parity bit will make the total number of 1s an odd number.

Applications

- * Most widely used error detection technique for data transmission.
- * Used in digital systems and many hardware applications.
- * Used peripheral Component Interconnect (PCI) to detect errors.


K-map

AB	CD	$\bar{A}\bar{B}$	$\bar{C}\bar{D}$	CD	$C\bar{D}$	$\bar{C}D$	$\bar{C}\bar{D}$
00	00	0	1	0	1	1	0
00	01	1	0	1	0	0	1
01	01	1	0	1	0	0	2
01	10	0	1	0	1	1	0
11	01	4	5	4	5	4	6
11	11	12	13	13	14	14	15
10	10	8	9	8	9	10	10

$$P_{ch} = \overline{A}\overline{B}\overline{C}D + \overline{A}\overline{B}C\overline{D} + \overline{A}B\overline{C}\overline{D} + \overline{A}BCD + A\overline{B}\overline{C}D + ABC\overline{D} + A\overline{B}\overline{C}\overline{D} + A\overline{B}CD$$

$$P_{ch} = \overline{A}\overline{B}(\overline{C}D + C\overline{D}) + \overline{A}B(\overline{C}D + \overline{C}\overline{D}) + AB(\overline{C}D + C\overline{D}) + A\overline{B}(\overline{C}\overline{D} + CD)$$

Circuit diagram is a picture of bound connections between components.



Date :

Exp. Title

Exp. No.

Page No.

15

Procedure

1. Make sure that the given Components are working properly before connecting to the trainers circuit.
2. Place the given Ic's in the sockets provided on the trainers circuit.
3. Make the Connections as per circuit diagram. Now on the power supply.
4. For the different combinations of inputs given in the truth table, verify the outputs of the trainers kit.
5. Switch off the power supply and remove the connections.

Result

Parity generators and checkers truth tables are verified.