

RA8D1 Group

Renesas Microcontrollers

R01DS0416EJ0100 Rev.1.00 Aug 8, 2023

High-performance 480 MHz Arm® Cortex®-M85 core with HeliumTM, up to 2 MB code flash memory with Dual-bank, background and SWAP operation, 12 KB Data flash memory, and 1 MB SRAM with Parity/ECC. High-integration with Ethernet MAC controller, USB 2.0 High-Speed, CANFD, SDHI, I3C, Octal SPI, Decryption on-the-fly, Graphics LCD Controller, 2D Drawing Engine, MIPI DSI and advanced analog. Integrated Renesas Secure IP with cryptography accelerators, key management support, tamper detection and power analysis resistance in concert with Arm® TrustZone for integrated secure element functionality.

Features

- Arm® Cortex®-M85 core with HeliumTM
 - Armv8.1-M architecture profile
 - Armv8-M Security Extension
 - Maximum operating frequency: 480 MHz
 - Memory Protection Unit (Arm MPU)
 - Protected Memory System Architecture (PMSAv8)
 Secure MPU (MPU_S): 8 regions
 Non-secure MPU (MPU_NS): 8 regions

 - SysTick timer
 - Embeds two Systick timers: Secure and Non-secure instance
 - Driven by CPÚCLK or MOCO divided by 8
 - CoreSight[™] ETM-M85

Memory

- Up to 2 MB code flash memory
- 12 KB data flash memory (100,000 program/erase (P/E) cycles)
 1 MB SRAM including 128 KB of TCM

■ Connectivity

- Serial Communications Interface (SCI) × 6, up to 60 Mbps
 - Asynchronous interfaces
 - 8 bit clock synchronous interface
 Smart card interface

 - Simple IIC
 - Simple SPI
 - Manchester coding (SCI0) Simple LIN (SCI0, SCI1)
- I²C bus interface (IIC) × 2
- I³C bus interface (I3C)
- Serial Peripheral Interface (SPI) × 2, up to 60 Mbps
 Octal Serial Peripheral Interface (OSPI)

- USB 2.0 Full-Speed Module (USBFS)

 USB 2.0 High-Speed Module (USBFS)

 CAN with Flexible Data-rate (CANFD) × 2

 Ethernet MAC/DMA Controller (ETHERC/EDMAC)
- SD/MMC Host Interface (SDHI)
- Serial Sound Interface Enhanced (SSIE) × 2

Analog

- 12-bit A/D Converter (ADC12) × 2 12-bit D/A Converter (DAC12) × 2
- High-Speed Analog Comparator (ACMPHS) × 2
- Temperature Sensor (TSN)

■ Timers

- General PWM Timer 32-bit (GPT32) × 8
 General PWM Timer 16-bit (GPT16) × 6
 Low Power Asynchronous General Purpose Timer (AGT) × 2
- Ultra-Low-Power Timer (ULPT) × 2

■ Security and Encryption

- Renesas Secure IP (RSIP-E51A) Symmetric cryptography: AES
- Asymmetric cryptography: RSA, ECC
- Message digest computation: HASH
- 128 bit unique ID
- Arm[®] TrustZone[®]
 - Up to two or four regions for the code flash, depending on the bank mode
 - Up to two regions for the data flash
 Up to two regions for the SRAM

 - Individual Secure or Non-secure security attribution for each peripheral
- Privileged control
- Device lifecyle management
- Secure boot
- Decryption on-the-fly (DOTF)

- · Pin function
- Up to three tamper-resistant pins
 Secure pin multiplexing

System and Power Management

- Low power modes
- Battery backup function (VBATT)
- Realtime Clock (RTC) with calendar and VBATT support
 Event Link Controller (ELC)
- Data Transfer Controller (DTC)
 DMA Controller (DMAC) × 8
- Power-on reset
- Programable Voltage Detection (PVD) with voltage settings
 Watchdog Timer (WDT)
- Independent Watchdog Timer (IWDT)

■ Human Machine Interface (HMI)

- Graphics LCD Controller (GLCDC)
- 2D Drawing Engine (DRW) Capture Engine Unit (CEU)
- MÎPI DSI

■ Multiple Clock Sources

- Main clock oscillator (MOSC) (8 to 48 MHz)
 Sub-clock oscillator (SOSC) (32.768 kHz)
- High-speed on-chip oscillator (HOCO) (16/18/20/32/48 MHz)
 Middle-speed on-chip oscillator (MOCO) (8 MHz)
 Low-speed on-chip oscillator (LOCO) (32.768 kHz)

- Clock trim function for HOCO/MOCO/LOCO
- PLL1/PLL2
- Clock out support

■ General-Purpose I/O Ports

• 5-V tolerance, open drain, input pull-up, switchable driving ability

Operating Voltage

VCC/VCC2: 1.65 to 3.6 V

Operating Junction Temperature and Packages

- $Tj = -40^{\circ}C \text{ to } +125^{\circ}C$
- 176-pin LQFP (24 mm × 24 mm, 0.5 mm pitch)
- 224-pin BGA (13 mm × 13 mm, 0.8 mm pitch)

1. Overview

The MCU integrates multiple series of software-compatible Arm®-based 32-bit cores that share a common set of Renesas peripherals to facilitate design scalability and efficient platform-based product development.

The MCU in this series incorporates a high-performance Arm® Cortex®-M85 core with HeliumTMrunning up to 480 MHz with the following features:

- Up to 2 MB code flash memory
- 1 MB SRAM (128 KB of TCM RAM, 896 KB of user SRAM)
- Octal Serial Peripheral Interface (OSPI)
- Ethernet MAC Controller (ETHERC), USBFS, USBHS, SD/MMC Host Interface
- Graphics LCD Controller (GLCDC)
- 2D Drawing Engine (DRW)
- MIPI DSI interface
- Analog peripherals
- Security and safety features

1.1 Function Outline

Table 1.1 Arm core

Feature	Functional description
Arm® Cortex®-M85 core	 Maximum operating frequency: up to 480 MHz Arm® Cortex®-M85 core Revision: (r0p2-00rel0) ARMv8.1-M architecture profile Armv8-M Security Extension Floating Point Unit (FPU) compliant with the ANSI/IEEE Std 754-2008

Table 1.2 Memory

Feature	Functional description
Code flash memory	Maximum 2 MB of code flash memory.
Data flash memory	12 KB of data flash memory.
Option-setting memory	The option-setting memory determines the state of the MCU after a reset.
SRAM	On-chip high-speed SRAM with either parity bit or Error Correction Code (ECC). SRAM0 is ECC. SRAM1 is Parity check.
Standby SRAM	On-chip SRAM that can retain data in Deep Software Standby mode 1.
ROM	On-chip immutable ROM contains First Stage Bootloader (FSBL)

Table 1.3 System

Feature	Functional description
Operating modes	Three operating modes: Single-chip mode JTAG boot mode SCI/USB boot mode
Resets	This MCU provides the following 14 types of reset.
Programable Voltage Detection (PVD)	The Programable Voltage Detection (PVD) module monitors the voltage level input to the VCC pin. The detection level can be selected by register settings. The PVD module consists of three separate voltage level detectors (PVD0, PVD1, PVD2). PVD0, PVD1, and PVD2 measure the voltage level input to the VCC pin. PVD registers allow your application to configure detection of VCC changes at various voltage thresholds. See section x, Programable Voltage Detection (PVD).
Clocks	Main clock oscillator (MOSC) Sub-clock oscillator (SOSC) High-speed on-chip oscillator (HOCO) Middle-speed on-chip oscillator (MOCO) Low-speed on-chip oscillator (LOCO) PLL1/PLL2 Clock out support
Clock Frequency Accuracy Measurement Circuit (CAC)	The Clock Frequency Accuracy Measurement Circuit (CAC) counts pulses of the clock to be measured (measurement target clock) within the time generated by the clock selected as the measurement reference (measurement reference clock), and determines the accuracy depending on whether the number of pulses is within the allowable range. When measurement is complete or the number of pulses within the time generated by the measurement reference clock is not within the allowable range, an interrupt request is generated.
Interrupt Controller Unit (ICU)	The Interrupt Controller Unit (ICU) controls which event signals are linked to the Nested Vector Interrupt Controller (NVIC), the DMA Controller (DMAC), and the Data Transfer Controller (DTC) modules. The ICU also controls non-maskable interrupts.
Low power modes	Power consumption can be reduced in multiple ways, including setting clock dividers, controlling EBCLK output, controlling SDCLK output, stopping modules, power gating control, selecting operating power control modes in normal operation, and transitioning to low power modes and processor low power modes.
Battery backup function	A battery backup function is provided for partial powering by a battery. The battery-powered area includes the RTC, SOSC, backup register, tamper detection and VBATT_R voltage drop detection and switch between VCC and VBATT.
Register write protection	The register write protection function protects important registers from being overwritten due to software errors. The registers to be protected are set with the Protect Register (PRCR_S and PRCR_NS).
Memory Protection Unit (MPU)	All bus masters have Memory Protection Units (MPUs).

Table 1.4 Event link

Feature	Functional description
Event Link Controller (ELC)	The Event Link Controller (ELC) uses the event requests generated by various peripheral modules as source signals to connect them to different modules, allowing direct link between the modules without CPU intervention.

Table 1.5 Direct memory access

Feature	Functional description
Data Transfer Controller (DTC)	A Data Transfer Controller (DTC) module is provided for transferring data when activated by an interrupt request.
DMA Controller (DMAC)	The 8-channel direct memory access controller (DMAC) that can transfer data without intervention from the CPU. When a DMA transfer request is generated, the DMAC transfers data stored at the transfer source address to the transfer destination address.

Table 1.6 External bus interface

Feature	Functional description
External buses	 CS area (ECBI): Connected to the external devices (external memory interface) SDRAM area (ECBI): Connected to the SDRAM (external memory interface) OSPI area (EOBI): Connected to the OSPI (external device interface)

Table 1.7 Timers

Feature	Functional description
General PWM Timer (GPT)	The General PWM Timer (GPT) is a 32-bit timer with GPT32 × 8 channels and a 16-bit timer with GPT16 × 6 channels. PWM waveforms can be generated by controlling the up-counter, down-counter, or the up- and down-counter. In addition, PWM waveforms can be generated for controlling brushless DC motors. The GPT can also be used as a general-purpose timer.
Port Output Enable for GPT (POEG)	The Port Output Enable (POEG) function can place the General PWM Timer (GPT) output pins in the output disable state
Low Power Asynchronous General Purpose Timer (AGT)	The Low Power Asynchronous General Purpose Timer (AGT) is a 16-bit timer that can be used for pulse output, external pulse width or period measurement, and counting external events. This timer consists of a reload register and a down counter. The reload register and the down counter are allocated to the same address, and can be accessed with the AGT register.
Ultra-Low-Power Timer (ULPT)	The Ultra-Low-Power Timer (ULPT) is a 32-bit timer which can be used for outputting pulses or counting external events. This 32-bit timer consists of reload registers and a down-counter. The reload registers and the down-counter are allocated to the same address and can be accessed through the ULPTCNT register.
Realtime Clock (RTC)	The realtime clock (RTC) has two counting modes, calendar count mode and binary count mode, that are used by switching register settings. For calendar count mode, the RTC has a 100-year calendar from 2000 to 2099 and automatically adjusts dates for leap years. For binary count mode, the RTC counts seconds and retains the information as a serial value. Binary count mode can be used for calendars other than the Gregorian (Western) calendar.
Watchdog Timer (WDT)	The Watchdog Timer (WDT) is a 14-bit down counter that can be used to reset the MCU when the counter underflows because the system has run out of control and is unable to refresh the WDT. In addition, the WDT can be used to generate a non-maskable interrupt or an underflow interrupt.
Independent Watchdog Timer (IWDT)	The Independent Watchdog Timer (IWDT) has a 14-bit down-counter, which resets the MCU by a reset output when the down-counter underflows. Alternatively, generation of an interrupt request when the counter underflows can be selected. This enables detection of a program runaway taking the refresh interval into account. The IWDT has two start modes: auto start mode, in which counting automatically starts after release from the reset state, and register start mode, in which counting is started by refreshing (writing to a specific register).

Table 1.8 Communication interfaces (1 of 2)

Feature	Functional description
Serial Communications Interface (SCI)	The Serial Communications Interface (SCI) × 6 channels have asynchronous and synchronous serial interfaces: • Asynchronous interfaces (UART and Asynchronous Communications Interface Adapter (ACIA)) • 8-bit clock synchronous interface • Simple IIC (master-only) • Simple SPI • Smart card interface • Manchester interface • Manchester interface • Simple LIN interface The smart card interface complies with the ISO/IEC 7816-3 standard for electronic signals and transmission protocol. All channels have FIFO buffers to enable continuous and full-duplex communication, and the data transfer speed can be configured independently using an on-chip baud rate generator. The maximum rate supported on this MCU. Refer to the electrical characteristics for the actual rate.
I ² C Bus interface (IIC)	The I ² C Bus interface (IIC) has 2 channels. The IIC module conforms with and provides a subset of the NXP I ² C (Inter-Integrated Circuit) bus interface functions.
I3C Bus Interface (I3C)	The I3C Bus Interface (I3C) has 1 channel. The I3C module conform with and provide a subset of the NXP I ² C (Inter-Integrated Circuit) bus interface functions and a subset of the MIPI I3C.

Table 1.8 Communication interfaces (2 of 2)

Feature	Functional description
Serial Peripheral Interface (SPI)	The Serial Peripheral Interface (SPI) provides high-speed full-duplex synchronous serial communications with multiple processors and peripheral devices. The maximum rate supported on this MCU. Refer to the electrical characteristics for the actual rate.
Control Area Network with Flexible Data-Rate Module (CANFD)	The CAN with Flexible Data-Rate (CANFD) module can handle classical CAN frames and CANFD frames complied with ISO 11898-1 standard. The module supports 4 transmit buffers per channel and 16 receive buffers per channel.
USB 2.0 Full-Speed module (USBFS)	The USB 2.0 Full-Speed module (USBFS) can operate as a host controller or device controller. The module supports full-speed and low-speed (host controller only) transfer as defined in Universal Serial Bus Specification 2.0. The module has an internal USB transceiver and supports all of the transfer types defined in Universal Serial Bus Specification 2.0. The USB has buffer memory for data transfer, providing a maximum of 10 pipes. Pipes 1 to 9 can be assigned any endpoint number based on the peripheral devices used for communication or based on your system.
USB 2.0 High-speed Module (USBHS)	The USB 2.0 High-Speed Module (USBHS) that operates as a host or a device controller compliant with the Universal Serial Bus (USB) Specification revision 2.0. The host controller supports USB 2.0 high-speed, full speed, and low-speed transfers, and the device controller supports USB 2.0 high-speed and full-speed transfers. The USBHS has an internal USB transceiver and supports all of the transfer types defined in the USB 2.0 specification. The USBHS has FIFO buffer for data transfers, providing a maximum of 10 pipes.
Octal Serial Peripheral Interface (OSPI)	The Octal Serial Peripheral Interface (OSPI) is a memory controller that supports EXpanded Serial Peripheral Interface (xSPI) (JEDEC Standard JESD251, JESD251-1 and JESD252). The OSPI supports 1-bit, 2-bit, 4-bit and 8-bit protocols.
Serial Sound Interface Enhanced (SSIE)	The Serial Sound Interface Enhanced (SSIE) peripheral provides functionality to interface with digital audio devices for transmitting I ² S/Monaural/TDM audio data over a serial bus. The SSIE supports an audio clock frequency of up to 50 MHz, and can be operated as a slave or master receiver, transmitter, or transceiver to suit various applications. The SSIE includes 32-stage FIFO buffers in the receiver and transmitter, and supports interrupts and DMA-driven data reception and transmission.
SD/MMC Host Interface (SDHI)	The Secure Digital (SD) Card and Multi Media Card (MMC) Host Interface provides the functionality required to connect a variety of external memory cards to the MCU. The SDHI supports both 1- and 4-bit buses for connecting memory cards that support SD, SDHC, and SDXC formats. When developing host devices that are compliant with the SD Specifications, you must comply with the SD Host/Ancillary Product License Agreement (SD HALA). The MMC interface supports 1-bit, 4-bit, and 8-bit MMC buses that provide eMMC 4.51 (JEDEC Standard JESD 84-B451) device access. This interface also provides backward compatibility and supports high-speed SDR transfer modes.
Ethernet Controller (ETHERC)	One-channel Ethernet Controller (ETHERC) compliant with the Ethernet/IEEE802.3 Media Access Control (MAC) layer protocol. An ETHERC channel provides one channel of the MAC layer interface, connecting the MCU to the physical layer LSI (PHY-LSI) that allows transmission and reception of frames compliant with the Ethernet and IEEE802.3 standards. The ETHERC is connected to the Ethernet DMA Controller (EDMAC) so data can be transferred without using the CPU.

Table 1.9 Analog (1 of 2)

Feature	Functional description
12-bit A/D Converter (ADC12)	A 12-bit successive approximation A/D Converter is provided. Up to 25 analog input channels are selectable. Temperature sensor output, and internal reference voltage and VBATT 1/3 voltage monitor are selectable for conversion.
12-bit D/A Converter (DAC12)	A 12-bit D/A Converter (DAC12) is provided.
Temperature Sensor (TSN)	The on-chip Temperature Sensor (TSN) determines and monitors the die temperature for reliable operation of the device. The sensor outputs a voltage directly proportional to the die temperature, and the relationship between the die temperature and the output voltage is fairly linear. The output voltage is provided to the ADC12 for conversion and can be further used by the end application.

Table 1.9 Analog (2 of 2)

Feature	Functional description
High-Speed Analog Comparator (ACMPHS)	The High-Speed Analog Comparator (ACMPHS) can be used to compare an analog input voltage with a reference voltage and to provide a digital output based on the result of conversion. Both the analog input voltage and the reference voltage can be provided to the ACMPHS from internal sources (D/A converter output or internal reference voltage) and an external source. Such flexibility is useful in applications that require go/no-go comparisons to be performed between analog signals without necessarily requiring A/D conversion.

Table 1.10 Human machine interfaces

Feature	Functional description
Graphics LCD Controller (GLCDC)	The Graphics LCD Controller (GLCDC) provides multiple functions and supports various data formats and panels. Key GLCDC features include: • GLCDC0BI/GLCDC1BI master function for accessing graphics data • Superimposition of three planes (single-color background plane, graphic 1-plane, and graphic 2-plane) • Support for many types of 32-bit or 16-bit per pixel graphics data and 8-bit, 4-bit, or 1-bit LUT data format • Digital interface signal output supporting a video image size of WXGA.
2D Drawing Engine (DRW)	The 2D Drawing Engine (DRW) provides flexible functions that can support almost any object geometry rather than being bound to only a few specific geometries such as lines, triangles, or circles. The edges of every object can be independently blurred or antialiased. Rasterization is executed at one pixel per clock on the bounding box of the object from left to right and top to bottom. The DRW can also raster from bottom to top to optimize the performance in certain cases. In addition, optimization methods are available to avoid rasterization of many empty pixels of the bounding box. The distances to the edges of the object are calculated by a set of edge equations for every pixel of the bounding box. These edge equations can be combined to describe the entire object. If a pixel is inside the object, it is selected for rendering. If it is outside, it is discarded. If it is on the edge, an alpha value can be chosen proportional to the distance of the pixel to the nearest edge for antialiasing. Every pixel that is selected for rendering can be textured. The resulting ARGB quadruple can be modified by a general raster operation approach independently for each of the four channels. The ARGB quadruples can then be blended with one of the multiple blend modes of the DRW. The DRW provides two inputs (texture read and framebuffer read), and one output (framebuffer write). The internal color format is always ARGB (8888). The color formats from the inputs are converted to the internal format on read and a conversion back is made on write.
Capture Engine Unit (CEU)	The Capture Engine Unit (CEU) is a capture module that fetches image data externally input and transfers it to the memory.
MIPI DSI interface	The MIPI DSI interface module has a Transmitter function for MIPI Alliance Specification for Display Serial Interface 2 (DSI-2). This module supports MIPI Alliance Specification for Display Serial Interface 2 (DSI-2) Specification. And it works with MIPI Alliance Specification for D-PHY Specification. This module provides a solution for transmitting MIPI DSI-2 compliant digital video and packets.

Table 1.11 Data processing

Feature	Functional description
Cyclic Redundancy Check (CRC) calculator	The Cyclic Redundancy Check (CRC) calculator generates CRC codes to detect errors in the data. The bit order of CRC calculation results can be switched for LSB-first or MSB-first communication. Additionally, various CRC-generation polynomials are available. The snoop function allows monitoring reads from and writes to specific addresses. This function is useful in applications that require CRC code to be generated automatically in certain events, such as monitoring writes to the serial transmit buffer and reads from the serial receive buffer.
Data Operation Circuit (DOC)	The Data Operation Circuit (DOC) compares, adds, and subtracts 32-bits data. When a selected condition applies, 32-bit data is compared and an interrupt can be generated.

1.2 Block Diagram

Figure 1.1 shows a block diagram of the MCU superset. Some individual devices within the group have a subset of the features.




Figure 1.1 Block diagram

1.3 Part Numbering

Figure 1.2 shows the product part number information, including memory capacity and package type. Table 1.12 shows a list of products.




Figure 1.2 Part numbering scheme

Table 1.12 Product list

Product part number	MIPI	Package code	Code flash	Data flash	SRAM	Operating junction temperature
R7FA8D1AHECBD	_	PLBG0224GD-A	2 MB	12 KB	1 MB	-40 to +125°C
R7FA8D1BHECBD	1					
R7FA8D1AHECFC	_	PLQP0176KJ-A				
R7FA8D1BHECFC	1					
R7FA8D1AFECBD	_	PLBG0224GD-A	1 MB			
R7FA8D1BFECBD	1					
R7FA8D1AFECFC	_	PLQP0176KJ-A				
R7FA8D1BFECFC	1					

1.4 Function Comparison

Table 1.13 Function Comparison (1 of 2)

Parts number		R7FA8D1AxECBD	R7FA8D1BxECBD	R7FA8D1AxECFC	R7FA8D1BxECFC					
Pin count		2	224	176						
Package		В	GA	L	QFP					
I/O Port		174	174 165 128							
Code flash memory			2 MB	, 1 MB						
Data flash memory			12	: KB						
TCM			128	8 KB						
I/D Caches			32	! KB						
SRAM			896	6 KB						
	Parity		512	2 KB						
	ECC		384	4 KB						
Standby SRAM	•		1	KB						
DMA	DTC		Υ	⁄es						
	DMAC			8						
BUS	External bus	32-k	oit bus	16-	bit bus					
	SDRAM	32-k	oit bus	16-	bit bus					
System	CPU clock	480 MF	Hz (max.)	400 M	Hz (max.)					
	CPU clock sources		MOSC, SOSC, HC	OCO, MOCO, PLL1P						
	CAC		Y	⁄es						
	WDT/IWDT		Y	⁄es						
Bac	Backup register	128 B								
Communication	SCI			6						
	IIC			2						
	I3C		Υ	⁄es						
	SPI			2						
	CANFD		12 Y Y :	2						
	USBFS		Υ	′es						
	USBHS		Υ	⁄es						
	OSPI		Υ	⁄es						
	SSIE			2						
	SDHI/MMC			2						
Parity ECC		Υ	′es							
Timers	GPT32*1	8								
	GPT16*1			6						
	AGT*1			2						
	ULPT*1			2						
	RTC		Y	⁄es						
Analog	ADC12	Unit 0: 12	2, Unit 1: 13	Unit 0: 12	2, Unit 1: 12					
	DAC12			2						
	ACMPHS			2						
	TSN		Y	′es						

Table 1.13 Function Comparison (2 of 2)

Parts number		R7FA8D1AxECBD	R7FA8D1BxECBD	R7FA8D1AxECFC	R7FA8D1BxECFC						
НМІ	GLCDC		RG	3888	•						
	DRW		Y	es							
	MIPI DSI		Yes	No	Yes						
	CEU		Y	es							
Data processing	CRC		Yes								
	DOC		Yes								
Event control	ELC		Yes								
Security	•	RSIP-E51A, Secure	RSIP-E51A, Secure Debug, Immutable Storage, TrustZone, and Lifecycle management								

Note: The product name differs depend on the memory size and MIPI DSI is supported, see section 1.3. Part Numbering.

Note 1. Available pins depend on the Pin count, about details see section 1.7. Pin Lists.

1.5 Pin Functions

Table 1.14 Pin functions (1 of 7)

Function	Signal	I/O	Description
Power supply	VCC, VCC2	Input	Power supply pin. Connect it to the system power supply. Connect this pin to VSS by a 0.1-µF capacitor. The capacitor should be placed close to the pin.
	VCC_DCDC	Input	Switching regulator power supply pin.
	VLO	I/O	Switching regulator pin.
	VCL	Input	Connect this pin to the VSS pin by the smoothing capacitor used to stabilize the internal power supply. Place the capacitor close to the pin.
	VBATT	Input	Battery Backup power pin
	VSS, VSS_DCDC	Input	Ground pin. Connect it to the system power supply (0 V).
Power supply VC VC VL VC VE VS Clock XT EX XC XC XC XC CL Operating mode control MI System control CAC On-chip emulator TC TC TC TC SV SV Interrupt NI IR	XTAL	Output	Pins for a crystal resonator. An external clock signal can be input
	EXTAL	Input	through the EXTAL pin.
	XCIN	Input	Input/output pins for the sub-clock oscillator. Connect a crystal
Clock Operating mode control System control CAC On-chip emulator	XCOUT	Output	resonator between XCOUT and XCIN.
	EXCIN	Input	External sub-clock input
	CLKOUT	Input Power supply pin. Connect this pin to VSS by a 0.1-µF or placed close to the pin. Input Switching regulator power something pin to the VSS stabilize the internal power something pin. Input Connect this pin to the VSS stabilize the internal power something pin. Input Battery Backup power pin. Input Ground pin. Connect it to the Pins for a crystal resonator. Through the EXTAL pin. Input Input/output pins for the sub resonator between XCOUT Input External sub-clock input UT Output Clock output pin Input Pin for setting the operating not be changed during operatine reset state. Input Reset signal input pin. The I signal goes low. EF Input Measurement reference clock input Unput Output Output clock for synchronized to the pin pin pin trace data output Output Output Serial wire trace output pin O I/O Serial wire debug data input Input Non-maskable interrupt request pin	Clock output pin
Operating mode control	MD	Input	Pin for setting the operating mode. The signal level on this pin must not be changed during operation mode transition on release from the reset state.
System control	RES	Input	Reset signal input pin. The MCU enters the reset state when this signal goes low.
CAC	CACREF	Input	Measurement reference clock input pin
On-chip emulator	TMS	Input	On-chip emulator or boundary scan pins
	TDI	Input	
	TCK	Input	
System control	TDO	Output	
	TCLK	Output	Output clock for synchronization with the trace data
	TDATA0 to TDATA3	Output	Trace data output
Operating mode control System control CAC On-chip emulator	SWO	Output	Serial wire trace output pin
	SWDIO	I/O	Serial wire debug data input/output pin
	SWCLK	Input	Serial wire clock pin
Interrupt	NMI	Input	Non-maskable interrupt request pin
	IRQn	Input	Maskable interrupt request pins
	IRQn-DS	Input	Maskable interrupt request pins that can also be used in Deep Software Standby mode

Table 1.14 Pin functions (2 of 7)

Function	Signal	I/O	Description
Function External bus interface SDRAM interface	EBCLK	Output	Outputs the external bus clock for external devices
	RD	Output	Strobe signal indicating that reading from the external bus interface space is in progress, active-low.
	WR	Output	Strobe signal indicating that writing to the external bus interface space is in progress, in 1-write strobe mode, active-low.
	WRn	Output	Strobe signals indicating that either group of data bus pins (D07 to D00, D15 to D08, D23 to D16 or D31 to D24) is valid in writing to the external bus interface space, in byte strobe mode, active-low.
	BCn	Output	Strobe signals indicating that either group of data bus pins (D07 to D00, D15 to D08, D23 to D16 or D31 to D24) is valid in access to the external bus interface space, in 1-write strobe mode, active-low.
	ALE	Output	Address latch signal when address/data multiplexed bus is selected.
	WAIT	Input	Input pin for wait request signals in access to the external space, active-low.
	CSn	Output	Select signals for CS areas, active-low
	A00 to A23	Output	Address bus
	D00 to D31	I/O	Data bus
	A00/D00 to A15/D15	I/O	Address/data multiplexed bus
SDRAM interface	SDCLK	Output	Outputs the SDRAM-dedicated clock
SDRAM interface	CKE	Output	SDRAM clock enable signal
	SDCS	Output	SDRAM chip select signal, active low
	RAS	Output	SDRAM low address strobe signal, active low
	CAS	Output	SDRAM column address strobe signal, active low
	WE	Output	SDRAM write enable signal, active low
	DQMn	Output	SDRAM I/O data mask enable signal for DQ07 to DQ00, DQ15 to DQ08, DQ23 to DQ16 or DQ31 to DQ24.
	A00 to A16	Output	Address bus
	DQ00 to DQ31	I/O	Data bus
GPT	GTETRGA, GTETRGB, GTETRGC, GTETRGD	Input	External trigger input pins
	GTIOCnA, GTIOCnB	I/O	Input capture, output compare, or PWM output pins
	GTADSM0, GTADSM1	Output	A/D conversion start request monitoring output pins
	GTIU	Input	Hall sensor input pin U
	GTIV	Input	Hall sensor input pin V
	GTIW	Input	Hall sensor input pin W
	GTOUUP	Output	3-phase PWM output for BLDC motor control (positive U phase)
	GTOULO	Output	3-phase PWM output for BLDC motor control (negative U phase)
	GTOVUP	Output	3-phase PWM output for BLDC motor control (positive V phase)
	GTOVLO	Output	3-phase PWM output for BLDC motor control (negative V phase)
	GTOWUP	Output	3-phase PWM output for BLDC motor control (positive W phase)
	GTOWLO	Output	3-phase PWM output for BLDC motor control (negative W phase)

Table 1.14 Pin functions (3 of 7)

Function	Signal	I/O	Description
AGT	AGTEEn	Input	External event input enable signals
	AGTIOn	I/O	External event input and pulse output pins
	AGTOn	Output	Pulse output pins
	AGTOAn	Output	Output compare match A output pins
	AGTOBn	Output	Output compare match B output pins
ULPT	ULPTEEn	Input	External count control input
	ULPTEVIn	Input	External event input
	ULPTOn	Output	Pulse output
	ULPTOAn	Output	Output compare match A output
	ULPTOBn	Output	Output compare match B output
RTC	ULPTEEn-DS	Input	External count control input that can also be used in Deep Software Standby mode1
	ULPTEVIn-DS	Input	External event input that can also be used in Deep Software Standby mode1
PTC .	ULPTOn-DS	Output	Pulse output that can also be used in Deep Software Standby mode1
	ULPTOAn-DS	Output	Output compare match A output that can also be used in Deep Software Standby mode1
	ULPTOBn-DS	Output	Output compare match B output that can also be used in Deep Software Standby mode1
RTC	RTCOUT	Output	Output pin for 1-Hz or 64-Hz clock
	RTCICn	Input	Time capture event input pins
	SCKn	I/O	Input/output pins for the clock (clock synchronous mode)
	RXDn	Input	Input pins for received data (asynchronous mode/clock synchronous mode)
	TXDn	Output	Output pins for transmitted data (asynchronous mode/clock synchronous mode)
	CTSn_RTSn	I/O	Input/output pins for controlling the start of transmission and reception (asynchronous mode/clock synchronous mode), active-low.
	CTSn	Input	Input for the start of transmission.
AGT JLPT RTC SCI	DEn	Output	Driver enable signal for RS-485
	SCLn	I/O	Input/output pins for the IIC clock (simple IIC mode)
	SDAn	I/O	Input/output pins for the IIC data (simple IIC mode)
	SCKn	I/O	Input/output pins for the clock (simple SPI mode)
	MISOn	I/O	Input/output pins for slave transmission of data (simple SPI mode)
	MOSIn	I/O	Input/output pins for master transmission of data (simple SPI mode)
	SSn	Input	Chip-select input pins (simple SPI mode), active-low
IIC	SCLn	I/O	Input/output pins for the clock
	SDAn	I/O	Input/output pins for data
I3C	I3C_SCL0	I/O	Input/output pins for the clock
	I3C_SDA0	I/O	Input/output pins for data

Table 1.14 Pin functions (4 of 7)

Function	Signal	I/O	Description
SPI	RSPCKA, RSPCKB	I/O	Clock input/output pin
	MOSIA, MOSIB	I/O	Input or output pins for data output from the master
	MISOA, MISOB	I/O	Input or output pins for data output from the slave
	SSLA0, SSLB0	I/O	Input or output pin for slave selection
	SSLA1 to SSLA3, SSLB1 to SSLB3	Output	Output pins for slave selection
CANFD	CRXn	Input	Receive data
	CTXn	Output	Transmit data
USBFS	VCC_USB	Input	Power supply pin
	VSS_USB	Input	Ground pin
	USB_DP	I/O	D+ pin of the USB on-chip transceiver. Connect this pin to the D+ pin of the USB bus.
	USB_DM	I/O	D- pin of the USB on-chip transceiver. Connect this pin to the D- pin of the USB bus.
	USB_VBUS	Input	USB cable connection monitor pin. Connect this pin to VBUS of the USB bus. The VBUS pin status (connected or disconnected) can be detected when the USB module is operating as a function controller.
	USB_EXICEN	Output	Low-power control signal for external power supply (OTG) chip
	USB_VBUSEN	Output	VBUS (5 V) supply enable signal for external power supply chip
	USB_OVRCURA, USB_OVRCURB	Input	Connect the external overcurrent detection signals to these pins. Connect the VBUS comparator signals to these pins when the OTG power supply chip is connected.
	USB_OVRCURA-DS, USB_OVRCURB-DS	Input	Overcurrent pins for USBFS that can also be used in Deep Software Standby mode1. Connect the external overcurrent detection signals to these pins. Connect the VBUS comparator signals to these pins when the OTG power supply chip is connected.
	USB_ID	Input	Connect the MicroAB connector ID input signal to this pin during operation in OTG mode
USBHS	VCC_USBHS	Input	Power supply pin
SPI CANFD USBFS	VSS1_USBHS, VSS2_USBHS	Input	Ground pin
	AVCC_USBHS	Input	Analog power supply
	USBHS_RREF	I/O	Reference current source pin for the USBHS Must be connected to the VSS2_USBHS pin through a 2.2-k Ω (±1%) resistor.
	USBHS_DP	I/O	Input/output pin for the D+ data line of the USB bus
	USBHS_DM	I/O	Input/output pin for the D- data line of the USB bus
	USBHS_EXICEN	Output	Must be connected to the OTG power supply IC
	USBHS_ID	input	Must be connected to the OTG power supply IC
	USBHS_VBUSEN	Output	VBUS power supply enable pin for the USBHS
	USBHS_OVRCURA, USBHS_OVRCURB	Input	Overcurrent pin for the USBHS
	USBHS_OVRCURA-DS, USBHS_OVRCURB-DS	Input	Overcurrent pin for the USBHS that can also be used in Deep Software Standby mode1.
	USBHS_VBUS	Input	USB cable connection monitor input pin

Table 1.14 Pin functions (5 of 7)

Function	Signal	I/O	Description
OSPI	OM_SCLK	Output	Clock output (OCTACLK divided by 2)
	OM_SCLKN	Output	Inverted clock output (OCTACLK divided by 2)
	OM_CSn	Output	Chip select signal for an OctaFlash device, active-low
	OM_DQS	I/O	Read data strobe/write data mask signal
	OM_SIOn	I/O	Data input/output
	OM_RESET	Output	Reset signal for both slave devices, active-low
	OM_ECSINT1	Input	Error Correction Status and Interrupt for slave1
	OM_RSTO1	Input	Slave reset status for slave1
	OM_WP1	Output	Write Protect for slave1, active-low
SSIE SDHI/MMC	SSIBCK0, SSIBCK1	I/O	SSIE serial bit clock pins
	SSILRCK0/SSIFS0, SSILRCK1/SSIFS1	I/O	LR clock/frame synchronization pins
	SSITXD0	Output	Serial data output pin
	SSIRXD0	Input	Serial data input pin
	SSIDATA1	I/O	Serial data input/output pins
	AUDIO_CLK	Input	External clock pin for audio (input oversampling clock)
SDHI/MMC	SDnCLK	Output	SD clock output pins
	SDnCMD	I/O	Command output pin and response input signal pins
	SDnDATA0 to SDnDATA7	I/O	SD and MMC data bus pins
	SDnCD	Input	SD card detection pins
	SDnWP	Input	SD write-protect signals

Table 1.14 Pin functions (6 of 7)

Function	Signal	I/O	Description
ETHERC	REF50CK0	Input	50-MHz reference clock. This pin inputs reference signal for transmission/reception timing in RMII mode.
	RMII0_CRS_DV	Input	Indicates carrier detection signals and valid receive data on RMII0_RXD1 and RMII0_RXD0 in RMII mode .
	RMII0_TXDn	Output	2-bit transmit data in RMII mode
	RMII0_RXDn	Input	2-bit receive data in RMII mode
	RMII0_TXD_EN	Output	Output pin for data transmit enable signal in RMII mode
	RMII0_RX_ER	Input	Indicates an error occurred during reception of data in RMII mode
	ET0_CRS	Input	Carrier detection/data reception enable signal
	ET0_RX_DV	Input	Indicates valid receive data on ET0_ERXD3 to ET0_ERXD0
	ET0_EXOUT	Output	General-purpose external output pin
	ET0_LINKSTA	Input	Input link status from the PHY-LSI
	ET0_ETXDn	Output	4 bits of MII transmit data
	ET0_ERXDn	Input	4 bits of MII receive data
	ET0_TX_EN	Output	Transmit enable signal. Functions as signal indicating that transmit data is ready on ET0_ETXD3 to ET0_ETXD0.
	ET0_TX_ER	Output	Transmit error pin. Functions as signal notifying the PHY_LSI of an error during transmission.
	ET0_RX_ER	Output	Receive error pin. Functions as signal to recognize an error during reception.
	ET0_TX_CLK	Input	Transmit clock pin. This pin inputs reference signal for output timing from ET0_TX_EN, ET0_ETXD3 to ET0_ETXD0, and ET0_TX_ER.
	ET0_RX_CLK	Input	Receive clock pin. This pin inputs reference signal for input timing to ET0_RX_DV, ET0_ERXD3 to ET0_ERXD0, and ET0_RX_ER.
	ET0_COL	Input	Input collision detection signal
	ET0_WOL	Output	Receive Magic packets
	ET0_MDC	Output	Output reference clock signal for information transfer through ET0_MDIO
	ET0_MDIO	I/O	Input or output bidirectional signal for exchange of management data with PHY-LSI
Analog power supply	AVCC0	Input	Analog voltage supply pin. This is used as the analog power supply for the respective modules.
	AVSS0	Input	Analog ground pin. This is used as the analog ground for the respective modules. Supply this pin with the same voltage as the VSS pin.
	VREFH	Input	Analog reference voltage supply pin for the ADC12 (unit 1) and D/A Converter. Connect this pin to AVCC0 when not using the ADC12 (unit 1) and D/A Converter.
nalog power supply	VREFL	Input	Analog reference ground pin for the ADC12 and D/A Converter. Connect this pin to AVSS0 when not using the ADC12 (unit 1) and D/A Converter.
	VREFH0	Input	Analog reference voltage supply pin for the ADC12 (unit 0). Connect this pin to AVCC0 when not using the ADC12 (unit 0).
	VREFL0	Input	Analog reference ground pin for the ADC12. Connect this pin to AVSS0 when not using the ADC12 (unit 0).

Table 1.14 Pin functions (7 of 7)

Function	Signal	I/O	Description
ADC12	ANmn	Input	Input pins for the analog signals to be processed by the A/D converter. (m: ADC unit number, n: pin number)
	ADTRGm	Input	Input pins for the external trigger signals that start the A/D conversion, active-low.
DAC12	DAn	Output	Output pins for the analog signals processed by the D/A converter.
ACMPHS	VCOUT	Output	Comparator output pin
	IVREFn	Input	Reference voltage input pins for comparator
ADC12 DAC12	IVCMPn	Input	Analog voltage input pins for comparator
I/O ports	Pmn	I/O	General-purpose input/output pins (m: port number, n: pin number)
	P200	Input	General-purpose input pin
GLCDC	LCD_DATA23 to LCD_DATA00	Output	Data output pins for panel
GLCDC	LCD_TCON3 to LCD_TCON0	Output	Output pins for panel timing adjustment
	LCD_CLK	Output	Panel clock output pin
	LCD_EXTCLK	Input	Panel clock source input pin
MIPI	VCC18_MIPI	Input	Power supply pin
	AVCC_MIPI	Input	Analog power supply
	VSS_MIPI	Input	Ground pin
ADC12 ACMPHS I/O ports GLCDC MIPI	MIPI_CL_P	Output	DSI Clock Lane positive pin
	MIPI_CL_N	Output	DSI Clock Lane negative pin
	MIPI_DL0_P	I/O	DSI Data Lane 0 positive pin
	MIPI_DL0_N	I/O	DSI Data Lane 0 negative pin
ACMPHS I/O ports GLCDC	MIPI_DL1_P	Output	DSI Data Lane 1 positive pin
	MIPI_DL1_N	Output	DSI Data Lane 1 negative pin
	DSI_TE	Input	DSI Tearing Effect pin
CEU	VIO_D15 to VIO_D0	Input	CEU data bus pins
	VIO_CLK	Input	CEU clock pin
	VIO_VD	Input	CEU vertical sync pin
	VIO_HD	Input	CEU horizontal sync pin

1.6 Pin Assignments

The following figures show the pin assignments from the top view.




Figure 1.3 Pin assignment for BGA 224-pin

,	N		2 P301	3 P304	4 P306	5 P308	6 P905	7 P909	8 VCL	9 RES	10 P314	11 P202	12 P204	VCC_ USB	14 P814/ USB_DP	15 P413	A
E	B P6	109	P112	P302	P305	P307	P311	P907	P200	P901	P313	P203	P205	VSS_ USB	P815/ USB_DM	P408	В
C	PA	.14	P114	P113	P303	P915	P309	P906	P908	P903	P900	P315	VSS	P207	P415	P412	c
	P6	11	PA12	P115	PA11	P300	P310	P312	P210/ TMS/ SWDIO	P904	P902	P206	P407	P411	P410	P414	D
E	PA	.09	P613	P615	P610	PA13	P911	P910	P913	P201/MD	P211/TCK/ SWCLK	P409	P712	P708	P710	P709	E
F	· ve	CL	PA10	P612	P614	PA15	P914	P912	P208/TDI	P209/TDO	P711	P715	vcc	VCC_ USBHS	USBHS_ DP	USBHS_ DM	F
C	S VC		VCC_ DCDC	PA08	PA03	PA07	VCL	VSS	VSS	vcc	P714	P713	vcc	USBHS_ RREF	VSS2_ USBHS	VSS1_ USBHS	G
ŀ	VL	0	VLO	PA01	PA00	PA05	VCL	VSS	VSS	VCC	PB04	PB05	VSS	AVCC_ USBHS	P213 /XTAL	P212 /EXTAL	. Н
	VS DC		vss	VCC2	P607	P813	vcc	VSS	VSS	vcc	PB02	PB06	PB07	VSS	XCOUT	XCIN	J
ŀ	(P1	07	P106	P600	P601	P605	PA02	P503	P505	P511	P705	P707	P704	P706	VBATT	VCL	к
l	- P1	104	P103	P105	P602	PA06	PA04	P507	P509	P009	P404	P703	P701	P702	PB00	PB01	L
M	P1	02	P101	P800	P603	P606	P811	P508	P010	P011	P007	P805	P402	P406 /EXCIN	P700	PB03	м
1	P1	100	P801	P803	P604	P504	P506	P510	AVCC0	AVSS0	P005	P806	P807	P512	P403	P405	N
F	P8	02	P804	VCC2	P810	P500	P502	P014	VREFL	VREFL0	P004	P003	P001	P513	P514	P401	Р
F		308	P809	VSS	P812	P501	VCL	P015	VREFH	VREFH0	P008	P006	P002	P000	P515	P400	R
	1	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	

Figure 1.4 Pin assignment for without_MIPI_BGA 224-pin




Figure 1.5 Pin assignment for LQFP 176-pin




Figure 1.6 Pin assignment for without_MIPI_LQFP 176-pin

1.7 Pin Lists

Table 1.15 Pin list (1 of 7)

ıubı	e 1.1			minst (1 of 7)							
BGA224	BGA224 without MIPI	LQFP176	LQFP176 without MIPI	Power, System, Clock, Debug, CAC	I/O ports	Ex. Bus, SDRAM	Ex. Interrupt	SCI/IIC/I3C/SPI/CANFD/USBFS/ USBHS/OSPI/ SSIE/SDHI/MMC/ EHTERC(MII,RMII)	GPT/AGT/ ULPT/RTC	ADC12/ DAC12/ ACMPHS	MIPI, GLCDC, CEU
R15	R15	1	1	-	P400	-	IRQ0	TXD1_A/MOSI1_A/SDA1_A/ I3C_SCL0/AUDIO_CLK/ SD1CLK_B/ET0_WOL/ET0_WOL	GTIOC6A/ AGTIO1	ADTRG1	VIO_D0
P15	P15	2	2	-	P401	-	IRQ5-DS	RXD1_A/MISO1_A/SCL1_A/ I3C_SDA0/CTX0/SD1CMD_B/ ET0_MDC/ET0_MDC	GTETRGA/ GTIOC6B	-	VIO_D1
M12	M12	3	3	CACREF	P402	-	IRQ4-DS	SCK1_A/DE1/CRX0/AUDIO_CLK/ SD1DAT0_B/ET0_MDIO/ ET0_MDIO	RTCIC0	-	-
N14	N14	4	4	-	P403	-	IRQ14-DS	CTS_RTS4_A/SS4_A/DE1/ SSIBCK0_A/SD1DAT1_B/ ET0_LINKSTA/ET0_LINKSTA	GTIOC3A/ RTCIC1	-	-
L10	L10	5	5	-	P404	-	IRQ15-DS	CTS1_A/SSILRCK0/SSIFS0_A/ SD1DAT2_B/ET0_EXOUT/ ET0_EXOUT	GTIOC3B/ RTCIC2	-	VIO_D3
N15	N15	6	6	-	P405	-	-	SCK2_B/DE2/SSITXD0_A/ SD1DAT3_B/ET0_TX_EN/ RMII0_TXD_EN_B	GTIOC1A/ AGTIO1	-	VIO_D2
M13	M13	7	7	EXCIN	P406	-	-	TXD2_B/MOSI2_B/SDA2_B/ SSLA3_C/SSIRXD0_A/SD1CD/ ET0_RX_ER/RMII0_TXD1_B	GTIOC1B	-	VIO_D3
M14	M14	8	8	-	P700	-	MISOĀ_C/SSIDĀTA1_B/SD1WP/ ET0_ETXD1/RMII0_TXD0_B		GTIOC5A	-	VIO_D4
L12	L12	9	9	-	P701	-	-	CTS_RTS2_B/SS2_B/DE2/ MOSIA_C/SSILRCK1/SSIFS1_B/ SD1DAT4_B/ET0_ETXD0/ REF50CK0_B		-	VIO_D5
L13	L13	10	10	-	P702	-	-	CTS2_B/RSPCKA_C/SSIBCK1_B/ GTIOC6A/ SD1DAT5_B/ET0_ERXD1/ RMII0_RXD0_B		-	VIO_D6
L11	L11	11	11	-	P703	-	-	SSLA0_C/SD1DAT6_B/ ET0_ERXD0/RMII0_RXD1_B	GTIOC6B/AGTO1	VCOUT	VIO_D7
K12	K12	12	12	-	P704	-	-	SSLA1_C/CTX0/SD1DAT7_B/ ET0_RX_CLK/RMII0_RX_ER_B	GTADSM0/ AGTO0	-	VIO_D8
K10	K10	13	13	-	P705	-	-	CTS1_B/SSLA2_C/CRX0/ ET0_CRS/RMII0_CRS_DV_B	GTADSM1/ AGTIO0	-	VIO_D9
K13	K13	14	14	-	P706	-	IRQ7	RXD1_B/MISO1_B/SCL1_B/ USBHS_OVRCURB-DS	AGTIO0	-	VIO_D10
K11	K11	15	15	-	P707	-	IRQ8	TXD1_B/MOSI1_B/SDA1_B/ USBHS_OVRCURA-DS	-	-	LCD_DATA23_B
L14	L14	16	16	-	PB00	-	-	SCK1_B/DE1/USBHS_VBUSEN	-	-	LCD_DATA22_B
J10	J10	-	-	-	PB02	-	-	-	-	-	LCD_DATA21_B
M15	M15	-	-	-	PB03	-	-	-	-	-	LCD_DATA20_B
H10	H10	-	-	-	PB04	-	-	-	-	-	LCD_DATA19_B
L15	L15	17	17	-	PB01	ALE	-	CTS_RTS1_B/SS1_B/DE1/ USBHS_VBUS	-	-	LCD_DATA18_B/ VIO_D11
H11	H11	-	-	-	PB05	-	-	-	-	-	LCD_DATA17_B
J11	J11	-	-	-	PB06	-	-	-	GTIOC9A	-	LCD_DATA16_B
J12	J12	-	-	-	PB07	-	=	-	GTIOC9B	-	LCD_DATA15_B
K14	K14	18	18	VBATT	-	-	-	-	-	-	-
K15	K15	19	19	VCL	-	-	-	-	-	-	-
J15	J15	20	20	XCIN	-	-	-	-	-	-	-
J14	J14	21	21	XCOUT	-	-	-	-	-	-	-
J13	J13	22	22	VSS	-	-	-			-	-
H14	H14	23	23	XTAL	P213	-	IRQ2	TXD1_C/MOSI1_C/SDA1_C GTETRGC/ GTIOC0A/ ULPTEE0		ADTRG1	-
H15	H15	24	24	EXTAL	P212	-	IRQ3	RXD1_C/MISO1_C/SCL1_C	GTETRGD/ GTIOC0B/ AGTEE1	-	-
G12	G12	25	25	VCC	-	-	-	-	-	-	-
H13	H13	26	26	AVCC_USBHS	-	-	-	-	-	-	-

Table 1.15 Pin list (2 of 7)

ubi	e 1.1			l list (2 of 7)							
BGA224	BGA224 without MIPI	LQFP176	LQFP176 without MIPI	Power, System, Clock, Debug, CAC	I/O ports	Ex. Bus, SDRAM	Ex. Interrupt	SCI/IIC/I3C/SPI/CANFD/USBFS/ USBHS/OSPI/ SSIE/SDHI/MMC/ EHTERC(MII,RMII)	GPT/AGT/ ULPT/RTC	ADC12/ DAC12/ ACMPHS	MIPI, GLCDC, CEU
G13	G13	27	27	USBHS_RREF	-	-	-	-	-	-	-
G14	G14	28	28	VSS2_USBHS	-	-	-	-	-	-	-
F15	F15	29	29	-	-	-	-	USBHS DM	-	-	-
F14	F14	30	30	_	_	_	-	USBHS_DP	_	_	-
G15	G15	31	31	VSS1 USBHS	_	-	-	-	-	_	-
F13	F13	32	32	VCC USBHS	_	_	_	-	_	_	-
F11	F11	_	_	_	P715	_	_	RXD4_C/MISO4_C/SCL4_C		_	LCD DATA14 B
G10	G10	_	-	_	P714	_	_	TXD4_C/MOSI4_C/SDA4_C	_	_	LCD_DATA13_B
H12	H12	_	-	VSS	1	_	_		_	_	
G11	G11	_	_	-	P713	_		_	GTIOC2A/	_	LCD_DATA12_B
E12	E12	-	_		P712	_		-	AGTOA0 GTIOC2B/	_	LCD_DATA11_B
E12	E12	-	-	-	P712	-	-	-	AGTOB0	-	LCD_DATATI_B
F10	F10	-	-	-	P711	-	-	-	AGTEE0	-	LCD_DATA10_B
E14	E14	33	33	-	P710	CS5	-	CTS4_B	-	-	VIO_VD
E15	E15	34	34	-	P709	CS4	IRQ10	CTS_RTS4_B/SS4_B/DE4	-	-	VIO_HD
E13	E13	35	35	CACREF	P708	WR1/BC1	IRQ11	SCK4_B/DE4/SSLB3_B/ AUDIO_CLK	-	-	VIO_CLK
C14	C14	36	36	-	P415	WAIT	IRQ8	TXD4_B/MOSI4_B/SDA4_B/ SSLB2_B/CTX1/SD0CD	GTADSM0/ GTIOC0A	-	VIO_D12
D15	D15	37	37	-	P414	A23	IRQ9	RXD4_B/MISO4_B/SCL4_B/ SSLB1_B/CRX1/SD0WP GTIOC0B		-	VIO_D13
A15	A15	38	38	-	P413	A22	-	SSLB0_B/SD0CLK_A	GTOUUP/ ULPTEE1	-	-
C15	C15	39	39	-	P412	A21	-	CTS3_A/RSPCKB_B/ USB_EXICEN/USBHS_EXICEN/ SD0CMD_A	GTOULO/ AGTEE1	-	-
D13	D13	40	40	-	P411	A20	IRQ4	CTS_RTS3_A/SS3_A/DE3/ MOSIB_B/USB_ID/USBHS_ID/ SD0DAT0_A	GTOVUP/ GTIOC9A/ AGTOA1	-	-
D14	D14	41	41	-	P410	A19	IRQ5	SCK3_A/DE3/SCL0_A/MISOB_B/ USB_OVRCURB-DS/ USBHS_OVRCURB/SD0DAT1_A	GTOVLO/ GTIOC9B/ AGTOB1	-	-
E11	E11	42	42	-	P409	A18	IRQ6	TXD3_A/MOSI3_A/SDA3_A/ SDA0_A/USB_OVRCURA-DS/ USBHS_OVRCURA	GTOWUP/ ULPTOA0	-	-
G6	G6	-	-	VCL	-	-	-	-	-	-	-
B15	B15	43	43	-	P408	A17	IRQ7	CTS4_A/RXD3_A/MISO3_A/ SCL3_A/SCL0_B/USB_VBUSEN/ USBHS_VBUSEN	GTOWLO/ GTIOC10A/ ULPTOB0	-	-
D12	D12	44	44	-	P407	CS6	-	CTS_RTS4_A/SS4_A/DE4/ SDA0_B/SSLA3_A/USB_VBUS	GTIOC10B/ AGTIO0/RTCOUT	ADTRG0	-
B13	B13	45	45	VSS_USB	-	-	-	-	-	-	-
B14	B14	46	46	-	P815	-	-	CTX0/USB_DM	GTIOC8A	-	-
A14	A14	47	47	-	P814	-	-	CRX0/USB_DP	GTIOC8B	-	-
A13	A13	48	48	VCC_USB	-	-	-	-	-	-	-
C13	C13	-	-		P207	<u>-</u>	-	-	-	-	LCD_DATA9_B
D11	D11	49	49	-	P206	CS7	IRQ0-DS	RXD4_A/MISO4_A/SCL4_A/ SDA1_B/SSLA2_A/ USB_VBUSEN/SSIDATA1_A/ SD0DAT2_A	GTIU	-	DSI_TE
B12	-	50	-	MIPI_DL0_P	-	-	-	-	-	-	-
A12	-	51	-	MIPI_DL0_N	-	-	-	-	-	-	-
B11	-	52	-	MIPI_CL_P	-	<u>-</u>	-	-	-	-	-
A11	-	53	_	MIPI_CL_N	-	_	-	-	-	-	-
B10	_	54	-	MIPI_DL1_P	-	_	-	-	_	_	_
A10	_	55	-	MIPI_DL1_N	-	_	-	_	_	_	_
C11	-	56	-	VCC18_MIPI		_	-	_		_	
	<u> </u>		-		+		-			i .	1
C10	-	57	-	VSS_MIPI	-	-	-	-	-	-	-

Table 1.15 Pin list (3 of 7)

BGA224	BGA224 without MIPI	LQFP176	LQFP176 without MIPI	Power, System, Clock, Debug, CAC	I/O ports	Ex. Bus, SDRAM	Ex. Interrupt	SCI/IIC/I3C/SPI/CANFD/USBFS/ USBHS/OSPI/ SSIE/SDHI/MMC/ EHTERC(MII,RMII)	GPT/AGT/ ULPT/RTC	ADC12/ DAC12/ ACMPHS	MIPI, GLCDC, CEU
В9	-	58	-	AVCC_MIPI	-	-	-	-	-	-	-
-	B12	-	50	CLKOUT	P205	-	IRQ1-DS	TXD4_A/MOSI4_A/SDA4_A/ SCL1_B/SSLA1_A/ USB_OVRCURA/SSILRCK1/ SSIFS1_A/SD0DAT3_A	GTIV/GTIOC4A/ AGTO1	-	-
-	A12	-	51	CACREF	P204	-	-	SCK4_A/DE4/SSLA0_A/ USB_OVRCURB/SSIBCK1_A/ SD0DAT4_A	GTIW/GTIOC4B/ AGTIO1	-	-
-	B11	-	52	-	P203	-	IRQ2-DS	RSPCKA_A/CTX0/SD0DAT5_A	GTIOC5A/ ULPTOA1	-	-
	A11	-	53	-	P202	-	IRQ3-DS	MOSIA_A/CRX0/SD0DAT6_A	GTIOC5B/ ULPTOB1	-	-
-	B10	-	54	-	P313	-	-	CTS3_C/MISOA_A/SD0DAT7_A	-	-	-
	A10	-	55	-	P314	-	-	CTS_RTS3_C/SS3_C/DE3	-	ADTRG0	-
	C11	-	56	-	P315	-	-	SCK3_C/DE3	-	-	-
	C10	-	57	-	P900	-	-	TXD3_C/MOSI3_C/SDA3_C	-	-	-
	В9	-	58	-	P901	-	-	RXD3_C/MISO3_C/SCL3_C	AGTIO1	-	-
D10	D10	-	-	-	P902	-	-	-	-	-	LCD_DATA8_B
C12	C12	59	59	VSS	-	-	-	-	-	-	-
F12	F12	60	60	vcc	-	-	-	-	-	-	-
C9	C9	-	-	-	P903	-	-	-	GTIOC11A	-	LCD_DATA7_B
09	D9	-	-	-	P904	-	-	-	GTIOC11B	-	LCD_DATA6_B
48	A8	61	61	VCL	-	-	-			-	-
E 10	E10	62	62	TCK/SWCLK	P211	-	-	SCK9_B/DE9	GTOUUP/ GTIOC0A	-	-
D8	D8	63	63	TMS/SWDIO	P210	-	-	CTS_RTS9_B/SS9_B/DE9	GTOULO/ GTIOC0B	-	-
- 9	F9	64	64	TDO/SWO/ CLKOUT	P209	-	-	TXD9_B/MOSI9_B/SDA9_B/CTX1	GTOVUP/ GTIOC1A	-	-
F8	F8	65	65	TDI	P208	-	IRQ3	RXD9_B/MISO9_B/SCL9_B/CRX1	GTOVLO/ GTIOC1B	VCOUT	-
E8	E8	-	-	CLKOUT	P913	-	-	-	-	-	LCD_DATA5_B
49	A9	66	66	RES	-	-	-	-	-	-	-
= 9	E9	67	67	MD	P201	-	-	-	-	-	-
38	B8	68	68	-	P200	-	NMI	-	-	-	-
-7	F7	-	-	-	P912	-	-	-	GTIOC3A	-	LCD_DATA4_B
= 6	E6	-	-	-	P911	-	-	-	GTIОС3В	-	LCD_DATA3_B
= 7	E7	-	-	-	P910	-	-	-	-	-	LCD_DATA2_B
۸7	A7	69	69	-	P909	CS3/CAS	-	USBHS_EXICEN	GTIOC12A	-	LCD_DATA23_A
28	C8	70	70	-	P908	CS2/RAS	IRQ11	USBHS_ID	GTIOC12B	-	LCD_DATA22_A
37	В7	71	71	-	P907	A16/A16	IRQ10	USB_EXICEN	GTIOC13A	-	LCD_DATA21_A
27	C7	72	72	-	P906	A15/A15	IRQ9	USB_ID	GTIOC13B	-	LCD_DATA20_A
46	A6	73	73	-	P905	A14/A14	IRQ8	CTS3_B	-	-	LCD_DATA19_A
07	D7	74	74	-	P312	A13/A13	-	CTS_RTS3_B/SS3_B/DE3/CTX0/ ET0_TX_CLK	GTADSM0/ AGTOA1	-	LCD_DATA18_A
36	В6	75	75	-	P311	A12/A12	-	SCK3_B/DE3/CRX0/ET0_TX_ER	GTADSM1/ AGTOB1	-	LCD_DATA17_A
3 8	G8	-	-	VSS	-	-	-	-	-	-	-
D6	D6	76	76	-	P310	A11/A11	-	TXD3_B/MOSI3_B/SDA3_B/ ET0_ETXD2	AGTEE1	-	LCD_DATA16_A
C6	C6	77	77	-	P309	A10/A10	-	RXD3_B/MISO3_B/SCL3_B/ ET0_ETXD3	-	-	LCD_DATA15_A
A5	A5	78	78	TCLK	P308	A9/A9	-	CTS9_B/SD0CLK_B/ET0_MDC/ ET0_MDC	GTIU/ULPTOB1	-	-
35	B5	79	79	TDATA0	P307	A8/A8	-	SD0CMD_B/ET0_MDIO/ ET0_MDIO	GTIV/ULPTOA1	-	-
A4	A4	80	80	TDATA1	P306	A7/A7	-	SD0CD/ET0_TX_EN/ RMII0_TXD_EN_A	GTIW/ULPTEVI1	-	-

Table 1.15 Pin list (4 of 7)

Iabi	e 1.1	<u> </u>	FIII	list (4 of 7)							
BGA224	BGA224 without MIPI	LQFP176	LQFP176 without MIPI	Power, System, Clock, Debug, CAC	I/O ports	Ex. Bus, SDRAM	Ex. Interrupt	SCI/IIC/I3C/SPI/CANFD/USBFS/ USBHS/OSPI/ SSIE/SDHI/MMC/ EHTERC(MII,RMII)	GPT/AGT/ ULPT/RTC	ADC12/ DAC12/ ACMPHS	MIPI, GLCDC, CEU
B4	B4	81	81	TDATA2	P305	A6/A6	IRQ8	SD0WP/ET0_RX_ER/ RMII0_TXD1_A	GTOVUP/ ULPTEE1	-	-
A3	А3	82	82	TDATA3	P304	A5/A5	IRQ9	SD0DAT0_B/ET0_ETXD1/ RMII0_TXD0_A	GTOVLO/ GTIOC7A/ ULPTO1	-	-
G7	G7	83	83	VSS	-	-	-	-	-	-	-
G9	G9	84	84	VCC	-	-	-	-	-	-	-
C5	C5	-	-	-	P915	-	-	-	GTIOC5A	-	LCD_DATA1_B
F6	F6	-	-	-	P914	-	-	-	GTIOC5B	-	LCD_DATA0_B
C4	C4	85	85	-	P303	A4/A4	-	SD0DAT1_B/ET0_ETXD0/ REF50CK0_A	GTIOC7B	-	LCD_DATA14_A
В3	В3	86	86	-	P302	A3/A3	IRQ5	SD0DAT2_B/ET0_ERXD1/ RMII0_RXD0_A	GTOUUP/ GTIOC4A/ ULPTO0-DS	-	LCD_DATA13_A
A2	A2	87	87	-	P301	A2/A2	IRQ6	SD0DAT3_B/ET0_ERXD0/ RMII0_RXD1_A	GTOULO/ GTIOC4B/ AGTIO0/ ULPTEE0-DS	-	LCD_DATA12_A
D5	D5	88	88	-	P300	A1/A1/DQM3	IRQ4	SCK0_A/DE0/SSLA3_B/ ET0_RX_CLK/RMII0_RX_ER_A	GTIOC3A/ ULPTEVI0-DS	-	LCD_DATA11_A
B2	B2	89	89	-	P112	A0/BC0/A0/DQM1	-	TXD0_A/MOSI0_A/SDA0_A/ SSLA2_B/SSIBCK0_B/ET0_CRS/ RMII0_CRS_DV_A	GTIOC3B/ ULPTOB0-DS	-	LCD_DATA10_A
C3	C3	90	90	-	P113	CS1/CKE	-	RXD0_A/MISO0_A/SCL0_A/ SSLA1_B/SSILRCK0/SSIFS0_B/ ET0_EXOUT/ET0_EXOUT	GTIOC2A/ ULPTOA0-DS	-	LCD_DATA9_A
C2	C2	91	91	-	P114	CS0/WE	-	CTS0_RTS0_A/SS0_A/DE0/ SSLA0_B/SSIRXD0_B/ ET0_LINKSTA/ET0_LINKSTA	GTIOC2B	-	LCD_DATA8_A
D3	D3	92	92	-	P115	SDCS	-	CTS0_A/MOSIA_B/SSITXD0_B/ ET0_WOL/ET0_WOL	GTIOC5A	-	LCD_DATA7_A
B1	B1	93	93	-	P609	D8[A8/D8]/DQ8	-	TXD0_C/MOSI0_C/SDA0_C/ MISOA_B/CTX1/ET0_RX_DV	GTIOC5B/ ULPTOA1-DS	-	LCD_DATA6_A
D4	D4	-	-	-	PA11	WR2/BC2/DQM2	-	-	GTIOC6A	-	-
D2	D2	-	-	-	PA12	D16/DQ16	-	-	GTIOC6B	-	-
E5	E5	-	-	-	PA13	D17/DQ17	-	-	-	-	-
C1	C1	-	-	-	PA14	D18/DQ18	-	TXD9_C/MOSI9_C/SDA9_C	-	-	-
-	-	94	94	VCC	-	-	-	-	-	-	-
H7	H7	95	95	VSS	-	-	-	-	-	-	-
E4	E4	96	96	-	P610	D9[A9/D9]/DQ9	-	RXD0_C/MISO0_C/SCL0_C/ RSPCKA_B/CRX1/ET0_COL	GTIOC4A/ ULPTOB1-DS	-	LCD_DATA5_A
D1	D1	97	97	CLKOUT/CACREF	P611	D10[A10/D10]/DQ10	-	SCK0_C/DE0/MOSIA_B/ ET0_ERXD2	GTIOC4B	-	LCD_DATA4_A
F3	F3	98	98	-	P612	D11[A11/D11]/DQ11	-	CTS_RTS0_C/SS0_C/DE0/ SSLA0_B/ET0_ERXD3	-	-	LCD_DATA3_A
E2	E2	99	99	-	P613	D12[A12/D12]/DQ12		CTS0_C	GTETRGA/ AGTO1	-	LCD_DATA2_A
F4	F4	100	100	-	P614	D13[A13/D13]/DQ13	-	-	GTETRGB/ AGTO0	-	LCD_DATA1_A
E3	E3	101	101	-	P615	D14[A14/D14]/DQ14	IRQ7	USB_VBUSEN	GTETRGC	-	LCD_DATA0_A
G3	G3	102	102	-	PA08	D15[A15/D15]/DQ15	IRQ6	-	GTETRGD	-	LCD_TCON3_A
E1	E1	103	103	-	PA09	EBCLK/SDCLK	IRQ5	-	-	-	LCD_TCON2_A
F2	F2	104	104	-	PA10	WR/WR0/DQM0	IRQ4		-	-	LCD_TCON1_A
F5	F5	-	-	-	PA15	D19/DQ19	-	RXD9_C/MISO9_C/SCL9_C	-	-	-
J5	J5	-	-	-	P813	D20/DQ20	-	-	- CTIO07*	-	-
G5	G5	-	-	-	PA07	D21/DQ21	-	-	GTIOC7A	-	-
L5	L5	-	-	-	PA06	D22/DQ22	-	CTS2_C	GTIOC7B	-	-
H5	H5	-	-	-	PA05	D23/DQ23	-	CTS_RTS2_C/SS2_C/DE2	-	-	-
L6	L6	-	-	-	PA04	D24/DQ24	-	SCK2_C/DE2	-	-	-
G4	G4	-	-	-	PA03	D25/DQ25	-	TXD2_C/MOSI2_C/SDA2_C	-	-	-
K6	K6	-	-	-	PA02	D26/DQ26	-	RXD2_C/MISO2_C/SCL2_C	-	-	-

Table 1.15 Pin list (5 of 7)

Iabi	e 1.1	o _	FIII	list (5 of 7)							
BGA224	BGA224 without MIPI	LQFP176	LQFP176 without MIPI	Power, System, Clock, Debug, CAC	I/O ports	Ex. Bus, SDRAM	Ex. Interrupt	SCI/IIC/I3C/SPI/CANFD/USBFS/ USBHS/OSPI/ SSIE/SDHI/MMC/ EHTERC(MII,RMII)	GPT/AGT/ ULPT/RTC	ADC12/ DAC12/ ACMPHS	MIPI, GLCDC, CEU
J7	J7	105	105	VSS	-	-	-	-	-	-	-
J6	J6	106	106	VCC	-	-	-	-	-	-	-
НЗ	НЗ	107	107	-	PA01	RD	-	-	-	-	LCD_TCON0_A
H4	H4	108	108	-	PA00	D7[A7/D7]/DQ7	-	-	-	-	LCD_CLK_A
F1	F1	109	109	VCL	-	-	-	-	-	-	-
J4	J4	110	110	-	P607	D6[A6/D6]/DQ6	-	-	-	-	LCD_EXTCLK_A
G1	G1	111	111	VCC_DCDC	-	-	-	-	-	-	-
G2	G2	112	112	VCC_DCDC	-	-	-	-	-	-	-
H1	H1	113	113	VLO	-	-	-	-	-	-	-
H2	H2	114	114	VLO	-	-	-	-	-	-	-
J1	J1	115	115	VSS_DCDC	-	-	-	-	-	-	-
M5	M5	116	116	-	P606	D5[A5/D5]/DQ5	-	-	-	-	-
K5	K5	117	117	-	P605	D4[A4/D4]/DQ4	_	CTS0_B	GTIOC8A	-	-
N4	N4	118	118	-	P604	D3[A3/D3]/DQ3	_	CTS_RTS0_B/SS0_B/DE0	GTIOC8B	-	_
M4	M4	119	119	-	P603	D2[A2/D2]/DQ2	_	TXD0 B/MOSI0 B/SDA0 B	GTIOC7A/	-	_
						, .			ULPTO0		
L4	L4	120	120	-	P602	D1[A1/D1]/DQ1	-	RXD0_B/MISO0_B/SCL0_B	GTIOC7B/ ULPTEE0	-	-
K4	K4	121	121	1	P601	D0[A0/D0]/DQ0	-	SCK0_B/DE0/OM_WP1	GTIOC6A/ ULPTEVIO/ RTCOUT	-	-
K3	КЗ	122	122	CACREF	P600	-	-	OM_RSTO1 GTIOC6B/ ULPTEVI1-DS		-	-
K1	K1	123	123	-	P107	-	-	OM_CS0	GTOWUP/ GTIOC8A/ AGTOA0	-	-
K2	K2	124	124	-	P106	-	-	SSLB3_A/OM_RESET	GTOWLO/ GTIOC8B/ AGTOB0/ ULPTEE1-DS	-	-
L3	L3	125	125	-	P105	-	IRQ0	SSLB2_A/OM_ECSINT1	GTIOC1A/ ULPTO1-DS	-	-
L1	L1	126	126	-	P104	-	IRQ1	CTS9_A/SSLB1_A/OM_CS1	GTETRGB/ GTIOC1B	-	-
L2	L2	127	127	-	P103	-	-	CTS9_RTS9_A/SS9_A/DE9/ SSLB0_A/CTX0/OM_SIO2	GTOWUP/ GTIOC2A	-	-
M1	M1	128	128	-	P102	-	-	TXD9_A/MOSI9_A/SDA9_A/ RSPCKB_A/CRX0/OM_SIO4	GTOWLO/ GTIOC2B/AGTO0	ADTRG0	-
M2	M2	129	129	-	P101	-	IRQ1	RXD9_A/MISO9_A/SCL9_A/ MOSIB_A/OM_SIO3	GTETRGB/ GTIOC8A/ AGTEE0	-	-
J3	J3	130	130	VCC2	-	-	-	-	-	-	-
J2	J2	131	131	VSS	-	-	-	-	-	-	-
N1	N1	132	132	-	P100	-	IRQ2	SCK9_A/DE9/MISOB_A/OM_SIO0	GTETRGA/ GTIOC8B/ AGTIO0	-	-
М3	М3	133	133	-	P800	-	IRQ11	CTS2_A/OM_SIO5	GTIU/GTIOC11A/ AGTOA0	-	-
N2	N2	134	134	-	P801	-	IRQ12	TXD2_A/MOSI2_A/SDA2_A/ OM_DQS	GTIV/GTIOC11B/ AGTOB0	-	-
P1	P1	135	135	-	P802	-	-	RXD2_A/MISO2_A/SCL2_A/ OM_SIO6	GTIW/GTIOC12A	-	-
N3	N3	136	136	-	P803	-	-	SCK2_A/DE2/OM_SIO1	GTETRGC/ GTIOC12B	-	-
P2	P2	137	137	-	P804	-	IRQ14	CTS_RTS2_A/SS2_A/DE2/ OM_SIO7	GTETRGD/ GTIOC13A	-	-
R1	R1	138	138	•	P808	-	IRQ15	OM_SCLK	GTIOC13B	-	-
R2	R2	139	139	-	P809	-	-	OM_SCLKN	-	-	-
P3	P3	140	140	VCC2	-	-	-	-	-	-	-
R3	R3	141	141	VSS	-	-	-	-	-	-	-
P4	P4	142	142	-	P810	-	-	SD1CLK_A	ULPTOA0	-	-

Table 1.15 Pin list (6 of 7)

Iabi				1 1151 (6 01 7)							
BGA224	BGA224 without MIPI	LQFP176	LQFP176 without MIPI	Power, System, Clock, Debug, CAC	I/O ports	Ex. Bus, SDRAM	Ex. Interrupt	SCI/IIC/I3C/SPI/CANFD/USBFS/ USBHS/OSPI/ SSIE/SDHI/MMC/ EHTERC(MII,RMII)	GPT/AGT/ ULPT/RTC	ADC12/ DAC12/ ACMPHS	MIPI, GLCDC, CEU
M6	M6	143	143	-	P811	-	-	USB_ID/SD1CMD_A	ULPTOB0	-	-
R4	R4	144	144	-	P812	-	-	USB_EXICEN/SD1DAT0_A	-	AN122	-
P5	P5	145	145	CACREF	P500	-	-	USB_VBUSEN/SD1DAT1_A	-	AN121	-
R5	R5	146	146	-	P501	-	-	USB_OVRCURA/SD1DAT2_A	-	AN120	-
P6	P6	147	147	-	P502	-	-	USB_OVRCURB/SD1DAT3_A	-	AN019/AN119	-
K7	K7	-	-	-	P503	-	-	SD1CD	-	-	-
N5	N5	-	-	-	P504	-	-	SD1WP	-	-	-
K8	K8	-	-	-	P505	D27/DQ27	-	SD1DAT4_A	-	-	-
N6	N6	-	-	-	P506	D28/DQ28	-	SD1DAT5_A	-	-	-
L7	L7	-	-	-	P507	D29/DQ29	-	SD1DAT6_A	-	-	-
M7	M7	-	-	-	P508	D30/DQ30	IRQ1	SD1DAT7_A	-	-	-
L8	L8	-	-	-	P509	D31/DQ31	IRQ2	-	ULPTEVI1	-	-
N7	N7	-	-	-	P510	WR3/BC3	IRQ3	-	ULPTEVI0	-	-
R6	R6	148	148	VCL	-	-	-	-	-	-	-
J9	J9	149	149	VCC	-	-	-	-	-	-	-
J8	J8	150	150	VSS		-		-	-	-	-
R7	R7	151	151	-	P015	-	IRQ13	-	-	AN105/DA1	-
P7	P7	152	152	-	P014	-	-	-	-	AN007/DA0	-
P8	P8	153	153	VREFL	-	-	-	-	-	-	-
R8	R8	154	154	VREFH	-	-	-	-	-	-	-
N8	N8	155	155	AVCC0	-	-	-	-	-	-	-
N9	N9	156	156	AVSS0	-	-	-	-	-	-	-
P9	P9	157	157	VREFL0	-	-	-	-	-	-	-
R9	R9	158	158	VREFH0	-	-	-	-	-	-	-
M9	M9	-	-	-	P011	-	-	-	-	AN106	-
M8	M8	159	159	-	P010	-	IRQ14	-	-	AN005/ IVCMP0	-
L9	L9	160	160	-	P009	-	IRQ13-DS	-	-	AN006	-
R10	R10	161	161	-	P008	-	IRQ12-DS	-	-	AN008	-
M10	M10	162	162	-	P007	-	-	-	-	AN004	-
R11	R11	163	163	-	P006	-	IRQ11-DS	-	-	AN002/ IVCMP3	-
N10	N10	164	164	-	P005	-	IRQ10-DS	-	-	AN001	-
P10	P10	165	165	-	P004	-	IRQ9-DS	-	-	AN000/ IVCMP2	-
P11	P11	166	166	-	P003	-	-	-	-	AN104/ IVREF1	-
R12	R12	167	167	-	P002	-	IRQ8-DS	-	-	AN102/ IVCMP3	-
P12	P12	168	168	-	P001	-	IRQ7-DS	-	-	AN101/ IVREF0	-
R13	R13	169	169	-	P000	-	IRQ6-DS	-	-	AN100/ IVCMP2	-
H6	H6	-	-	VCL	-	-	-	-	-	-	-
H8	H8	170	170	VSS	-	-	-	-	-	-	-
H9	H9	171	171	VCC	-	-	-	-	-	-	-
N11	N11	172	172	-	P806	-	IRQ0	-	-	AN018/AN118	LCD_CLK_B/ VIO_D14
M11	M11	173	173	-	P805	-	-	-	-	AN017/AN117	LCD_TCON0_B/ VIO_D15
N12	N12	-	-	-	P807	-	-	-	-	-	LCD_TCON1_B
P13	P13	174	174	-	P513	-	-	-	-	AN016/ AN116/ IVCMP0	LCD_TCON2_B/ VIO_FLD
R14	R14	-	-	-	P515	-	-	-	-	-	LCD_TCON3_B

Table 1.15 Pin list (7 of 7)

BGA224	BGA224 without MIPI	LQFP176	LQFP176 without MIPI	Power, System, Clock, Debug, CAC	I/O ports	Ex. Bus, SDRAM	Ex. Interrupt	SCI/IIC/I3C/SPI/CANFD/USBFS/ USBHS/OSPI/ SSIE/SDHI/MMC/ EHTERC(MII,RMII)	GPT/AGT/ ULPT/RTC	ADC12/ DAC12/ ACMPHS	MIPI, GLCDC, CEU
N13	N13	175	175	-	P512	-	IRQ14	SCL1_A/CTX1	GTIOC0A	-	-
P14	P14	-	-	-	P514	-	-	-	-	-	LCD_EXTCLK_B
K9	K9	176	176	-	P511	-	IRQ15	SDA1_A/CRX1	GTIOC0B	-	-

Note: Several pin names have the added suffix of _A, _B, and _C. These suffixes have special conditions for electrical characteristics. See section x, Electrical Characteristics for detail.

2. Electrical Characteristics

Unless otherwise specified, minimum and maximum values are guaranteed by either design simulation, characterization results or test in production.

Supported peripheral functions and pins differ from one product name to another.

Unless otherwise specified, the electrical characteristics of the MCU are defined under the following conditions:

- VCC = VCC DCDC = VCC USB = VBATT = 1.68 to 3.6 V
- VCC2 = 1.65 to 3.6 V
- AVCC0 = 1.65 to 3.6 V
- VCC USBHS = AVCC USBHS = 3.0 to 3.6 V
- AVCC MIPI = 3.0 to 3.6 V
- VREFH0 = 2.7 V to AVCC0
- VREFH = 1.65 V to AVCC0
- VCC18 MIPI = 1.7 to 1.9 V
- VSS = VSS DCDC = AVSS0 = VREFL0 / VREFL = VSS USB = VSS1 USBHS = VSS2 USBHS = VSS MIPI = 0 V
- VCC voltage is lower than 2.7 V: LVOCR.LVO0E = 1, otherwise LVOCR.LVO0E = 0
- VCC2 voltage is lower than 2.7 V: LVOCR.LVO1E = 1, otherwise LVOCR.LVO1E = 0
- $\bullet \quad T_{i} = T_{opi}$

Figure 2.1 shows the timing conditions.




Figure 2.1 Input or output timing measurement conditions

The recommended measurement conditions for the timing specification of each peripheral provided are for the best peripheral operation. Make sure to adjust the driving abilities of each pin to meet your conditions.

2.1 Absolute Maximum Ratings

Table 2.1 Absolute maximum ratings (1 of 2)

Parameter	Symbol	Value	Unit
Power supply voltage	VCC, VCC2, VCC_DCDC, VCC_USB*2	-0.3 to +4.0	V
External power supply voltage	VCL	-0.3 to +1.6	V

Table 2.1 Absolute maximum ratings (2 of 2)

Parameter	Symbol	Value	Unit
VBATT power supply voltage	VBATT	-0.3 to +4.0	V
Input voltage (except for 5 V-tolerant ports*1)	V _{in}	-0.3 to VCC + 0.3 or -0.3 to VCC2 + 0.3	V
Input voltage (5 V-tolerant ports*1)	V _{in}	-0.3 to + VCC + 4.0 (max. 5.8)	V
Reference power supply voltage	VREFH/VREFH0	-0.3 to AVCC0 + 0.3	V
USBHS power supply voltage	VCC_USBHS	-0.3 to +4.0	V
USBHS analog power supply voltage	AVCC_USBHS	-0.3 to +4.0	V
MIPI PHY analog power supply voltage	AVCC_MIPI	-0.3 to +4.0	V
MIPI PHY power supply voltage	VCC18_MIPI	-0.3 to +2.5	V
MIPI_DL0_P and MIPI_DL0_N input voltage	V _{PIN}	-0.5 to VCC18_MIPI + 0.5	V
Analog power supply voltage	AVCC0	-0.3 to +4.0	V
Analog input voltage	V _{AN}	-0.3 to AVCC0 + 0.3	V
Operating junction temperature*3 *4	T _{opj}	-40 to +125	°C
Storage temperature	T _{stg}	-55 to +125	°C

- Note 1. Ports P205, P206, P402 to P404, P406 to P415, P511, P512, P709 to P715 and PB01 are 5 V tolerant.
- Note 2. Connect VCC_DCDC and VCC_USB to VCC.
- Note 3. See section 2.2.1. Tj/Ta Definition.
- Note 4. Contact a Renesas Electronics sales office for information on derating operation when Tj = +105°C to +125°C. Derating is the systematic reduction of load for improved reliability.

Caution: Permanent damage to the MCU might result if absolute maximum ratings are exceeded.

Table 2.2 Recommended operating conditions

Parameter	Symbol		Min	Тур	Max	Unit
Power supply voltages	VCC, VCC_DCDC	Other than the following	1.68	_	3.60	V
		When ETHERC/IIC Fast-mode + is used	2.70	_	3.60	V
		When USB/SDRAM is used	3.00	_	3.60	V
	VCC2	•	1.65	_	3.60	V
	VCL	When external VDD is used*2	1.20	_	1.25	V
	When DCDC is used (H speed mode)		_	1.21	_	V
		When DCDC is used (Low- speed mode or Software Standby mode)	_	1.18	_	V
	VSS, VSS_DCDC		_	0	_	V
USB power supply voltages	VCC_USB, VCC_US	SBHS, AVCC_USBHS	_	VCC	_	V
	VSS_USB, VSS1_U	ISBHS, VSS2_USBHS	_	0	_	V
MIPI PHY power supply voltages	VCC18_MIPI		1.70	1.80	1.90	V
	AVCC_MIPI		3.00	_	3.60	V
	VSS_MIPI		_	0	_	V
VBATT power supply voltage	VBATT		1.62	_	3.60	V
Analog power supply voltages	AVCC0*1	When ADC is not used	1.65	_	3.60	V
		When ADC is used	2.70	_	3.60	V
	AVSS0		_	0	_	V

Note 1. When the A/D converter, the D/A converter and the High-Speed Analog Comparator are not in use, do not leave the AVCCO, VREFH/VREFH0, AVSS0, and VREFL/VREFL0 pins open. Connect the AVCC0 and VREFH/VREFH0 pins to VCC, and the AVSS0 and VREFL/VREFL0 pins to VSS, respectively.

Note 2. VCL voltage must never be higher than VCC voltage.

2.2 **DC** Characteristics

Tj/Ta Definition 2.2.1

Table 2.3 DC characteristics

Parameter	Symbol	Тур	Мах	Unit	Test conditions
Permissible operating junction temperature	Tj	_	125	°C	High-speed mode Low-speed mode

Make sure that $T_j = T_a + \theta_{ja} \times \text{total power consumption (W)}$, where total power consumption = $(\text{VCC - V}_{OH}) \times \Sigma I_{OH} + V_{OL} \times \Sigma I_{OL} + V_{OL} \times V_{OL} \times V_{OL} \times V_{OL} + V_{OL} \times V_{OL} \times V_{OL} + V_{OL} \times V$ Note:

(I_{CC}max + I_{CC_DCDC}max) × VCC. Minimum Ambient Temperature(Ta) is -40°C Note:

$2.2.2 \qquad \text{I/O V}_{\text{IH}}, \, \text{V}_{\text{IL}}$

Table 2.4 I/O V_{IH}, V_{IL} except for Schmitt trigger input pins

Parameter		VCC/VCC2/ AVCC0	Symbol	Min	Тур	Max	Unit
Peripheral	EXTAL (external clock	1.68 V or above	V _{IH}	VCC × 0.8	_	_	V
function pins	input), WAIT, SPI*1 (except RSPCK)		V _{IL}	_	_	VCC × 0.2	
	SPI*2 (except	1.65 V or above	V _{IH}	VCC2 × 0.8		_	
	RSPCKB_A)		V _{IL}			VCC2 × 0.2	
	OSPI (except	2.70 V or above	V _{IH}	VCC2 × 0.8	_	_	
	OM_RSTO1 and OM_ECSINT1)		V _{IL}	_	_	VCC2 × 0.2	
	_ ,	1.65 V or above	V _{IH}	VCC2 × 0.7	_	VCC2 + 0.3	
			V _{IL}	VSS - 0.3	_	VCC2 × 0.3	1
	SD*3	2.70 V or above	V _{IH}	VCC × 0.625	_	VCC + 0.3	
			V _{IL}	VSS - 0.3	_	VCC × 0.25	
		1.70 V ~ 1.95 V	V _{IH}	1.27	_	2	
			V _{IL}	VSS - 0.3	_	0.58	
	SD*4	2.70 V or above	V _{IH}	VCC2 × 0.625	_	VCC2 + 0.3	
			V _{IL}	VSS - 0.3		VCC2 × 0.25	
		1.70 V ~ 1.95 V	V _{IH}	1.27		2	
			V _{IL}	VSS - 0.3		0.58	
	MMC*5	2.70 V or above	V _{IH}	VCC × 0.625		VCC + 0.3	1
			V _{IL}	VSS - 0.3	_	VCC × 0.25	
		1.70 V ~ 1.95 V	V _{IH}	VCC × 0.65	_	VCC + 0.3	
			V _{IL}	VSS - 0.3	_	VCC × 0.35	
	MMC*6	2.70 V or above	V _{IH}	VCC2 × 0.625	_	VCC2 + 0.3	
			V _{IL}	VSS - 0.3	_	VCC2 × 0.25	
		1.70 V ~ 1.95 V	V _{IH}	VCC2 × 0.65	_	VCC2 + 0.3	
			V _{IL}	VSS - 0.3	_	VCC2 × 0.35	
	D00 to D31	1.68 V or above	V _{IH}	VCC × 0.7	_	_	
			V _{IL}	_	_	VCC × 0.3	
	DQ00 to DQ31	3.00 V or above	V _{IH}	VCC × 0.7	_	_	
			V _{IL}	_	_	VCC × 0.3	
	ETHERC	2.70 V or above	V _{IH}	2.3	_	_	
			V _{IL}	_	_	VCC × 0.2	
	IIC (SMBus)	2.70 V or above	V _{IH}	2.1	_	VCC + 3.6 (max 5.8)	
			V _{IL}	-	_	0.8	1
	RTCICO, RTCIC1,	1.68 V or above	V _{IH}	0.9	-	3.9	
	RTCIC2, EXCIN when VCC power supply is selected		V _{IL}	_	_	0.3	
	RTCICO, RTCIC1, RTCIC		V _{IH}	0.9		3.9	
	VBATT power supply is se	elected	V _{IL}	_		0.3	1

- Note 1. SPI0_A, SPI0_B, SPI0_C and SPI1_B
- Note 2. SPI1_A
- Note 3. SD_A ch0, SD_B ch1 and SD_B ch1
- Note 4. SD A ch1
- Note 5. MMC_A ch0, MMC_A ch1 and MMC_B ch1
- Note 6. MMC_A ch1 (Up to 4-bit bus width)
- Note 7. RES and peripheral function pins associated with P205, P206, P402 to P404, P406 to P415, P511, P512, P709 to P715, PB01 (total 26 pins).
- Note 8. All input pins except for the peripheral function pins already described in the table. There is an item for each power supply voltage for each port. Refer to the IO chapter for the power supply of the port.
- Note 9. P205, P206, P402 to P404, P406 to P415, P511, P512, P709 to P715, PB01 (total 25 pins).
- Note 10. All input pins except for the ports already described in the table. There is an item for each power supply voltage for each port. Refer to the IO chapter for the power supply of the port.
- Note 11. When VCC is less than 1.68 V, the input voltage of 5 V-tolerant ports should be less than 3.6 V, otherwise breakdown may occur because 5 V-tolerant ports are electrically controlled so as not to violate the break down voltage.

Table 2.5 I/O V_{IH}, V_{IL} of Schmitt trigger input pins

Parameter		VCC/VCC2/ AVCC0	Symbol	Min	Тур	Max	Unit	
Peripheral function	IIC (except for SMBus)	1.68 V or above	V _{IH}	VCC × 0.7	_	VCC + 3.6 (max 5.8)	V	
pins			V _{IL}	_	_	VCC × 0.3		
			ΔV_T	VCC × 0.05	_	_		
	I3C	1.68 V or above	V _{IH}	VCC × 0.7	_	VCC + 0.3		
			V _{IL}	_	_	VCC × 0.3		
			ΔV_T	VCC × 0.1	_	_		
	5 V-tolerant	1.68 V or above	V _{IH}	VCC × 0.8	_	VCC + 3.6 (max 5.8)	1	
	ports*7*11		V _{IL}	_	_	VCC × 0.2		
			ΔV_{T}	VCC × 0.05	_	_		
	Other VCC input pins*8	1.68 V or above	V _{IH}	VCC × 0.8	_	_		
			V _{IL}	_	_	VCC × 0.2		
			ΔV _T	VCC × 0.05	_	_		
	Other VCC2 input pins*8	1.65 V or above	V _{IH}	VCC2 × 0.8	_	_		
			V _{IL}	_	_	VCC2 × 0.2		
			ΔV_{T}	VCC2 × 0.05	_	_		
	Other AVCC0	1.65 V or	V _{IH}	AVCC0 × 0.8	_	_		
	input pins*8	above	V _{IL}	_	_	AVCC0 × 0.2		
			ΔV_T	AVCC0 × 0.05	_	_		
Ports	5 V-tolerant port*9*11	1.68 V or above	V _{IH}	VCC × 0.8	_	VCC + 3.6 (max 5.8)	V	
			V _{IL}	_	_	VCC × 0.2		
	Other VCC input pins*10	1.68 V or above	V _{IH}	VCC × 0.8	_	_		
			V _{IL}	_	_	VCC × 0.2		
	Other VCC2	1.65 V or above	V _{IH}	VCC2 × 0.8	_	_		
	input pins*10		V _{IL}	_	_	VCC2 × 0.2		
	Other AVCC0	1.65 V or	V _{IH}	AVCC0 × 0.8	_	_		
	input pins*10	above	V _{IL}	_	_	AVCC0 × 0.2		

Note 1. SPI0_A, SPI0_B, SPI0_C and SPI1_B

Note 2. SPI1_A

Note 3. SD_A ch0, SD_B ch1 and SD_B ch1

Note 4. SD A ch1

Note 5. MMC A ch0, MMC A ch1 and MMC B ch1

Note 6. MMC_A ch1 (Up to 4-bit bus width)

Note 7. RES and peripheral function pins associated with P205, P206, P402 to P404, P406 to P415, P511, P512, P709 to P715, PB01 (total 26 pins).

- Note 8. All input pins except for the peripheral function pins already described in the table. There is an item for each power supply voltage for each port. Refer to the IO chapter for the power supply of the port.
- Note 9. P205, P206, P402 to P404, P406 to P415, P511, P512, P709 to P715, PB01 (total 25 pins).
- Note 10. All input pins except for the ports already described in the table. There is an item for each power supply voltage for each port. Refer to the IO chapter for the power supply of the port.
- Note 11. When VCC is less than 1.68 V, the input voltage of 5 V-tolerant ports should be less than 3.6 V, otherwise breakdown may occur because 5 V-tolerant ports are electrically controlled so as not to violate the break down voltage.

2.2.3 I/O I_{OH}, I_{OL}

Table 2.6 I/O I_{OH}, I_{OL} (1 of 2)

Parameter	VCC/ VCC2/ AVCC0	Symbol	Min	Tvp	Max	Unit		
Permissible output current	Ports P000 to P011, P014, P015, P201	_	_	I _{OH}	_	_	-2.0	mA
(average value per pin)				I _{OL}	_	_	2.0	mA
	Ports P205, P206, P402 to P404, P406 to P408, P411 to P415, P709 to P715, PB01 (total 21 pins)	Low drive*1	_	I _{OH}	_	_	-2.0	mA
				I _{OL}	_	_	2.0	mA
		Middle drive*2	_	Іон	_	_	-4.0	mA
				I _{OL}	_	_	4.0	mA
		High drive*3	_	Іон	_	_	-20	mA
				I _{OL}	_	_	20.0	mA
	Ports P100 to P103, P304 to P308, P800 to P804, P808 to P810, PA09 (total 18 pins)	Low drive*1	_	I _{OH}	_	_	-2.0	mA
				I _{OL}	_	_	2.0	mA
		Middle drive*2 High drive*3	_	I _{OH}	_	_	-4.0	mA
				I _{OL}	_	_	4.0	mA
			_	Іон	_	_	-16	mA
				I _{OL}	_	_	16.0	mA
		High-speed high drive*4		Іон	_	_	-20	mA
				I _{OL}	_	_	20.0	mA
	Other output pins*5	Low drive*1	_	Іон	_	_	-2.0	mA
				I _{OL}	_	_	2.0	mA
		Middle drive*2	-	Іон	_	_	-4.0	mA
		ulive -		I _{OL}	_	_	4.0	mA
		High drive*3	_	Іон	_	_	-16	mA
				I _{OL}	_	_	16.0	mA

Table 2.6 I/O I_{OH}, I_{OL} (2 of 2)

Parameter			VCC/ VCC2/ AVCC0	Symbol	Min	Тур	Max	Unit
Permissible output current	Ports P000 to P011, P014, P015, P201	_	_	Іон	_	_	-4.0	mA
(max value per pin)				I _{OL}	_	_	4.0	mA
	Ports P205, P206, P402 to P404, P406 to	Low drive*1	_	Іон	_	_	-4.0	mA
	P408, P411 to P415, P709 to P715, PB01 (total 21 pins)			I _{OL}		_	4.0	mA
		Middle drive*2	-	I _{OH}		_	-8.0	mA
		drive ²		I _{OL}		_	8.0	mA
		High drive*3	-	I _{OH}		_	-40	mA
				I _{OL}	-	_	40.0	mA
	Ports P100 to P103, P304 to P308, P800 to P804, P808 to P810, PA09 (total 18	Low drive*1	-	I _{OH}		_	-4.0	mA
	pins)			I _{OL}		_	4.0	mA
		Middle	_	I _{OH}		_	-8.0	mA
		drive*2		I _{OL}		_	8.0	mA
		High drive*3	-	Іон	-	_	-32	mA
				I _{OL}		_	32.0	mA
		High-speed	-	Іон	_	_	-40	mA
		high drive*4		I _{OL}		_	40.0	mA
	Other output pins*5	Low drive*1	-	I _{OH}		_	-4.0	mA
				I _{OL}	_	_	4.0	mA
		Middle drive*2	-	Іон	_	_	-8.0	mA
		arive -		I _{OL}	_	_	8.0	mA
		High drive*3	-	Іон	_	_	-32	mA
				I _{OL}	_	_	32.0	mA
Permissible output current (max value of total of all pins)	Maximum of all output pins	VCC I/O	1.68 V or above	ΣI _{OH (max)}	_	_	-80	mA
		VCC2 I/O	1.65 V or above				-80	
		AVCC0 I/O	1.65 V or above	_		_	-33	
		VCC and VCC2 I/O	1.65 V or above	ΣI _{OL (max)}	_	_	80	mA
		AVCC0 I/O	1.65 V or above		_	_	33	

Note 1. This is the value when low driving ability is selected in the Port Drive Capability bit in the PmnPFS register. The selected driving ability except for 400 and P401 is retained in Deep Software Standby mode.

Caution: To protect the reliability of the MCU, the output current values should not exceed the values in this table. The average output current indicates the average value of current measured during 100 µs.

Note 2. This is the value when middle driving ability is selected in the Port Drive Capability bit in the PmnPFS register. The selected driving ability except for 400 and P401 is retained in Deep Software Standby mode.

Note 3. This is the value when high driving ability is selected in the Port Drive Capability bit in the PmnPFS register. The selected driving ability except for 400 and P401 is retained in Deep Software Standby mode.

Note 4. This is the value when high-speed high driving ability is selected in the Port Drive Capability in the PmnPFS register. The selected driving ability is retained in Deep Software Standby mode.

Note 5. Except for P200, which is an input port.

2.2.4 I/O V_{OH} , V_{OL} , and Other Characteristics

Table 2.7 I/O V_{OH} , V_{OL} , and other characteristics (1 of 3)

Parameter		VCC/VCC2/ AVCC0 Symbol		Min	Тур	Max	Unit	Test conditions			
Output voltage	IIC	2.70 V or above	V _{OL}	_	_	0.4	V	I _{OL} = 3.0 mA			
			V _{OL}	_	_	0.6		I _{OL} = 6.0 mA			
		1.68 V or above	V _{OL}	_	_	VCC × 0.2		I _{OL} = 3.0 mA			
			V _{OL}	_	_	0.6		I _{OL} = 6.0 mA			
	IIC*1	2.70 V or above	V _{OL}	_	_	0.4		I _{OL} = 15.0 mA (ICFER.FMPE = 1)			
			V _{OL}	_	0.4	_		I _{OL} = 20.0 mA (ICFER.FMPE = 1)			
	13C	2.70 V or above	V _{OL}	_	_	0.4		I _{OL} = 3.0 mA (PRTS.PRTMD = 1, BFCTL.FMPE = 0, BFCTL.HSME = 0)			
			V _{OL}	_	_	0.6		I _{OL} = 6.0 mA (PRTS.PRTMD = 1, BFCTL.FMPE = 0, BFCTL.HSME = 0)			
			V _{OL}	_	_	0.4		I _{OL} = 15.0 mA (PRTS.PRTMD = 1, BFCTL.FMPE = 1, BFCTL.HSME = 0)			
			V _{OL}	_	0.4	_		I _{OL} = 20.0 mA (PRTS.PRTMD = 1, BFCTL.FMPE = 1, BFCTL.HSME = 0)			
			V _{OL}	_	_	0.4		I _{OL} = 3.0 mA (PRTS.PRTMD = 1, BFCTL.FMPE = 0, BFCTL.HSME = 1)			
			V _{OH}	VCC - 0.27	_	_		I _{OH} = 3.0 mA (PRTS.PRTMD = 0, BFCTL.FMPE = 0, BFCTL.HSME = 0)			
			V _{OL}	_	_	0.27		I _{OL} = 3.0 mA (PRTS.PRTMD = 0, BFCTL.FMPE = 0, BFCTL.HSME = 0)			
		1.68 V or above	V _{OL}	_	_	VCC × 0.2		I _{OL} = 3.0 mA (PRTS.PRTMD = 1, BFCTL.FMPE = 0, BFCTL.HSME = 0)			
			V _{OL}	_	_	0.6		I _{OL} = 6.0 mA (PRTS.PRTMD = 1, BFCTL.FMPE = 0, BFCTL.HSME = 0)			
			V _{OL}	_	_	VCC × 0.2		I _{OL} = 3.0 mA (PRTS.PRTMD = 1, BFCTL.FMPE = 0, BFCTL.HSME = 1)			
			V _{OH}	VCC - 0.27	_	_		I _{OH} = 3.0 mA (PRTS.PRTMD = 0, BFCTL.FMPE = 0, BFCTL.HSME = 0)			
			V _{OL}	_	_	0.27		I _{OL} = 3.0 mA (PRTS.PRTMD = 0, BFCTL.FMPE = 0, BFCTL.HSME = 0)			
	ETHERC	2.70 V or above	V _{OH}	VCC - 0.5	_	_		I _{OH} = -1.0 mA			
			V _{OL}	_	_	0.4		I _{OL} = 1.0 mA			
	SD	2.70 V or above	V _{OH}	VCC × 0.75	_	_		I _{OH} = -2.0 mA			
			V _{OL}	_	_	VCC × 0.125		I _{OL} = 3.0 mA			
			V _{OH}	VCC2 × 0.75	_	_		I _{OH} = −2.0 mA			
			V _{OL}	_	_	VCC2 × 0.125		I _{OL} = 3.0 mA			
		1.70 V to 1.95 V	V _{OH}	1.4	_	_		I _{OH} = −2.0 mA			
			V _{OL}	-	_	0.45		I _{OL} = 2.0 mA			

Table 2.7 I/O V_{OH} , V_{OL} , and other characteristics (2 of 3)

Paramet	er	VCC/VCC2/ AVCC0	Symbol	Min	Тур	Max	Unit	Test conditions
Output voltage	MMC	2.70 V or above	V _{OH}	VCC × 0.75	_	_	V	I _{OH} = -0.1 mA (VCC = 2.7V)
			V _{OL}	_	_	VCC × 0.125		I _{OL} = 0.1 mA (VCC = 2.7V)
			V _{OH}	VCC2 × 0.75	_	_		I _{OH} = -0.1mA (VCC2 = 2.7V)
			V _{OL}	_	_	VCC2 × 0.125		I _{OL} = 0.1 mA (VCC2 = 2.7V)
		1.70 V to 1.95 V	V _{OH}	VCC - 0.45	_	_		I _{OH} = −2.0 mA
			V _{OL}	_	_	0.45]	I _{OL} = 2.0 mA
			V _{OH}	VCC2 - 0.45	_	_		I _{OH} = −2.0 mA
	Ports P205, P206, P402 to P404,	_	V _{OH}	VCC - 1.0	_	_	-	I _{OH} = -20 mA VCC = 3.3 V
	P406 to P415, P709 to P715, PB01 (total 23 pins)*2	_	V _{OL}	_	_	1		I _{OL} = 20 mA VCC = 3.3 V
	Other output pins	1.68 V or above	V _{OH}	VCC - 0.5	_	_		I _{OH} = -1.0 mA
			V _{OL}	_	_	0.5	1	I _{OL} = 1.0 mA
		1.65V or above	V _{OH}	VCC2 - 0.5	_	_		I _{OH} = -1.0 mA
			V _{OL}	_	_	0.5	1	I _{OL} = 1.0 mA
			V _{OH}	AVCC0 - 0.5	_	_		I _{OH} = -1.0 mA
			V _{OL}	_	_	0.5]	I _{OL} = 1.0 mA
Input leakage	RES	1.68 V or above	I _{in}	_	_	5.0	μА	V _{in} = 0 V V _{in} = 5.5 V
current	Port P200	1.68 V or above		_	_	1.0		V _{in} = 0 V V _{in} = VCC
Three- state	5 V-tolerant ports	1.68 V or above	I _{TSI}	_	_	5.0	μA	V _{in} = 0 V V _{in} = 5.5 V
leakage current (off	Other ports (except for port	1.68 V or above		_	_	1.0	-	V _{in} = 0 V V _{in} = VCC
state)	P200)	1.65 V or above		_	_	1.0	-	V _{in} = 0 V V _{in} = VCC2, AVCC0
Input pull-up	Ports P0 to PB	2.70 V or above	Ip	-300	_	-10	μА	VCC, VCC2, AVCC0 = 2.7 to 3.6 V V _{in} = 0 V
MOS current		1.68 V or above		-300	_	-5	μА	VCC = 1.68 to 3.6 V V _{in} = 0 V
		1.65 V or above		-300	_	-5	μА	VCC2, AVCC0 = 1.65 to 3.6 V V _{in} = 0 V
Pull-up current	I3C*3	3.0 V to 3.6 V	I _{cs}	3	_	12	mA	VCC = 3.0 to 3.6 V V _{in} = 0.3 × VCC to 0.7 × VCC
serving as the SCL current source		1.68 V to 1.95 V						VCC = 1.68 to 1.95 V V _{in} = 0.3 × VCC to 0.7 × VCC

Table 2.7 I/O V_{OH} , V_{OL} , and other characteristics (3 of 3)

Paramet	er	VCC/VCC2/ AVCC0	Symbol	Min	Тур	Max	Unit	Test conditions
Input	Ports P014, P015	_	C _{in}	_	-	16	pF Vbias = 0 V	
capacit ance	Ports P814/ USB_DP, P815/ USB_DM	_		_	_	12		Vamp = 20 mV f = 1 MHz Ta = 25°C
	Ports P400, P401, P409, P410, P511, P512, USBHS_DP, USBHS_DM, MIPI_DL0_P, MIPI_DL0_N	_		_	_	10		
	Other input pins	_		_	_	8		

Note 3. I3C_SCL0 (1 pin). This is the value when IIC high speed mode is selected.

Note 1. SCL0_A, SDA0_A, SCL1_A, SDA1_A (total 4 pins).

Note 2. This is the value when high driving ability is selected in the Port Drive Capability bit in the PmnPFS register. The selected driving ability is retained in Deep Software Standby mode.

2.2.5 Operating and Standby Current




Figure 2.2 Consumption current measurement diagram

Table 2.8 Current of high-speed mode, maximum condition (DCDC mode)

					Max			
Parame	ter		Symbol	Тур	105°C	125°C	Unit	Test conditions
Supply	_		I _{CC}	_	5.97	6.11	mA	
current *1*2	CPUCLK = 480 MHz	VCC_DCD C ≧ 2.5 V	Icc_dcdc*5	_	303	_	mA	VCC_DCDC = 3.3 V CPUCLK = 480 MHz, ICLK = 240 MHz,
		0 = 2.0 1	I _{DD} *3	_	624	_		PCLKA = 120 MHz, PCLKB = 60 MHz, PCLKC = 60 MHz, PCLKD = 120 MHz, PCLKE = 240 MHz, FCLK = 60 MHz, BCLK = 120 MHz
		VCC_DCD C < 2.5 V	ICC_DCDC*5	_	320	_		VCC_DCDC = 1.8 V
		2.0 (I _{DD}	-	400*4	-		
	CPUCLK = 400 MHz	VCC_DCD C ≧ 2.5 V	Icc_dcdc*5	_	267		VCC_DCDC = 3.3 V CPUCLK = 400 MHz, ICLK = 200 MHz,	
	IW 12	I_{DD}^{*3} — 550 632	PCLKA = 100 MHz, PCLKB = 50 MHz, PCLKC = 50 MHz, PCLKD = 100 MHz, PCLKE = 100 MHz, FCLK = 50 MHz, BCLK = 100 MHz					
		VCC_DCD C < 2.5 V	ICC_DCDC*5	_	320	320		VCC_DCDC = 1.8 V
			I _{DD}	_	400*4	400*4		
	CPUCLK = 360 MHz	VCC_DCD C ≥ 2.5 V	Icc_dcdc*5	_	257	297	mA	VCC_DCDC = 3.3 V CPUCLK = 360 MHz, ICLK = 120 MHz,
	IVII IZ	0 = 2.3 V	I _{DD} *3	_	530	612		PCLKA = 120 MHz, PCLKB = 60 MHz, PCLKC = 60 MHz, PCLKD = 120 MHz, PCLKE = 120 MHz, FCLK = 60 MHz, BCLK = 120 MHz
		VCC_DCD C < 2.5 V	I _{CC_DCDC} *5	_	320	320		VCC_DCDC = 1.8 V
		C \ 2.5 V	I _{DD}	_	400*4	400*4		
	CPUCLK = 240 MHz	VCC_DCD C ≧ 2.5 V	ICC_DCDC*5	_	224	24 264 mA	VCC_DCDC = 3.3 V CPUCLK = 240 MHz, ICLK = 240 MHz,	
		3 _ 2.0 v	I _{DD} *3		460	544		PCLKA = 120 MHz, PCLKB = 60 MHz, PCLKC = 60 MHz, PCLKD = 120 MHz, PCLKE = 120 MHz, FCLK = 60 MHz, BCLK = 120 MHz
		VCC_DCD C < 2.5 V	Icc_dcdc*5	_	320	320		VCC_DCDC = 1.8 V
		0 \ 2.5 V	I _{DD}	_	400*4	400*4		

- Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.
- Note 2. Measured with clocks supplied to the peripheral functions and peripherals being operated. This does not include the BGO operation.
- Note 3. I_{DD} depends on f (CPUCLK and ICLK) as follows.
 - $I_{DD}\;Max.\;(105^{\circ}C) = 0.68 \times f\;CPUCLK + 0.51 \times fICLK + 180\;(unit:mA, fCPUCLK\;and\;fICLK\;are\;MHz)$
 - I_{DD} Max. (125°C) = 0.68 × f CPUCLK + 0.51 × fICLK + 258 (unit : mA, fCPUCLK and fICLK are MHz)
- Note 4. Do not actual consumption current during operation exceed the current value described here in VCC DCDC < 2.5V.
- Note 5. Typical DCDC efficiency is applied.

Table 2.9 Current of high-speed mode, maximum condition (External VDD mode)

Paramet	CPUCLK			Max			
er	Frequency	Symbol	Тур	105°C	125°C	Unit	Test conditions
Supply	_	I _{CC}	_	5.97	6.11	mA	
current*1 *2	CPUCLK = 480 MHz	I _{DD} *3	_	624	_	mA	CPUCLK = 480 MHz, ICLK = 240 MHz, PCLKA = 120 MHz, PCLKB = 60 MHz, PCLKC = 60 MHz, PCLKD = 120 MHz, PCLKE = 240 MHz, FCLK = 60 MHz, BCLK = 120 MHz
	CPUCLK = 400 MHz	I _{DD} *3	_	550	632	mA	CPUCLK = 400 MHz, ICLK = 200 MHz, PCLKA = 100 MHz, PCLKB = 50 MHz, PCLKC = 50 MHz, PCLKD = 100 MHz, PCLKE = 100 MHz, FCLK = 50 MHz, BCLK = 100 MHz
	CPUCLK = 360 MHz	I _{DD} *3	_	530	612	mA	CPUCLK = 360 MHz, ICLK = 120 MHz, PCLKA = 120 MHz, PCLKB = 60 MHz, PCLKC = 60 MHz, PCLKD = 120 MHz, PCLKE = 120 MHz, FCLK = 60 MHz, BCLK = 120 MHz
	CPUCLK = 240 MHz	I _{DD} *3	_	460	544	mA	CPUCLK = 240 MHz, ICLK = 240 MHz, PCLKA = 120 MHz, PCLKB = 60 MHz, PCLKC = 60 MHz, PCLKD = 120 MHz, PCLKE = 120 MHz, FCLK = 60 MHz, BCLK = 120 MHz

- Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.
- Note 2. Measured with clocks supplied to the peripheral functions and peripherals being operated. This does not include the BGO operation.
- Note 3. IDD depends on f (CPUCLK and ICLK) as follows.

 I_{DD} Max. (105°C) = 0.68 × f CPUCLK + 0.51 × fICLK + 180 (unit : mA, fCPUCLK and fICLK are MHz)

I_{DD} Max. (125°C) = 0.68 × f CPUCLK + 0.51 × flCLK + 258 (unit : mA, fCPUCLK and flCLK are MHz)

Table 2.10 Current of high-speed mode, maximum data processing, peripheral clock ON (DCDC mode)

				Max			Test
Parameter	Parameter		Тур	105℃	125℃	Unit	conditions
Supply current*1*2	CPUCLK = 480 MHz	ICC_DCDC*4	_	276	_	mA	VCC_DCDC = 3.3 V *5
current		I _{DD} *3	_	568	_		
	CPUCLK = 400 MHz	ICC_DCDC*4	_	246	286		
		I _{DD} *3	_	506	589		
	CPUCLK = 360 MHz	ICC_DCDC*4	_	232	272		
		I _{DD} *3	_	478	561		
	CPUCLK = 240 MHz	ICC_DCDC*4	_	198	239		
		I _{DD} *3	_	408	492		

- Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.
- Note 2. Measured with clocks supplied to the peripheral functions and peripherals being operated. This does not include the BGO operation.
- Note 3. I_{DD} depends on f (CPUCLK and ICLK) as follows.

 I_{DD} Max. (105°C) = 0.67 × f CPUCLK + 0.30 × fICLK + 180 (unit : mA, fCPUCLK and fICLK are MHz)

I_{DD} Max. (125°C) = 0.67 × f CPUCLK + 0.30 × fICLK + 258 (unit : mA, fCPUCLK and fICLK are MHz)

- Note 4. Typical DCDC efficiency is applied.
- Note 5. Same frequency condition is applied as in the maximum condition.

Table 2.11 Current of high-speed mode, maximum data processing, peripheral clock ON (External VDD mode)

				Max			Test
Parameter		Symbol	Тур	105°C	125 ℃	Unit	conditions
Supply current*1*2	CPUCLK = 480 MHz	I _{DD} *3	_	568	_	mA	*4
current	CPUCLK = 400 MHz	I _{DD} *3	_	506	589		
	CPUCLK = 360 MHz	I _{DD} *3	_	478	561		
	CPUCLK = 240 MHz	I _{DD} *3	_	408	492		

- Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.
- Note 2. Measured with clocks supplied to the peripheral functions and peripherals being operated. This does not include the BGO operation.
- Note 3. I_{DD} depends on f (CPUCLK and ICLK) as follows.
 - I_{DD} Max. (105°C) = 0.67 × f CPUCLK + 0.30 × fICLK + 180 (unit : mA, fCPUCLK and fICLK are MHz)
 - I_{DD} Max. (125°C) = 0.67 × f CPUCLK + 0.30 × fICLK + 258 (unit : mA, fCPUCLK and fICLK are MHz)
- Note 4. Same frequency condition is applied as in the maximum condition.

Table 2.12 Current of high-speed mode, maximum data processing, peripheral clock OFF (DCDC mode)

	Max		Max			Test	
Parameter		Symbol	Тур	105°C	125°C	Unit	conditions
Supply	CPUCLK = 480 MHz	I _{CC_DCDC} *4	_	263	_	mA	VCC_DCDC = 3.3 V
current*1*2		I _{DD} *3	_	541	_		- 3.3 V *5
	CPUCLK = 400 MHz	I _{CC_DCDC} *4	_	235	274		
		I _{DD} *3	_	483	565		
	CPUCLK = 360 MHz	I _{CC_DCDC} *4	_	219	259		
		I _{DD} *3	_	450	533		
	CPUCLK = 240 MHz	I _{CC_DCDC} *4	_	184	224	1	
		I _{DD} *3	_	378	462	1	

- Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.
- Note 2. Supply of the clock signal to peripherals is stopped in this state. This does not include the BGO operation.
- Note 3. I_{DD} depends on f (CPUCLK and ICLK) as follows.
 - I_{DD} Max. (105°C) = 0.68 × f CPUCLK + 0.17 × fICLK + 180 (unit : mA, fCPUCLK and fICLK are MHz)
 - I_{DD} Max. (125°C) = 0.68 × f CPUCLK + 0.17 × flCLK + 258 (unit : mA, fCPUCLK and flCLK are MHz)
- Note 4. Typical DCDC efficiency is applied.
- Note 5. Same frequency condition is applied as in the maximum condition.

Table 2.13 Current of high-speed mode, maximum data processing, peripheral clock OFF (External VDD mode)

	Parameter			Max			Test conditions
Parameter			Тур	105°C	125°C	Unit	
Supply current*1*2	CPUCLK = 480 MHz	I _{DD} *3	_	541	_	mA	*4
current	CPUCLK = 400 MHz	I _{DD} *3	_	483	565		
	CPUCLK = 360 MHz	I _{DD} *3	_	450	533		
	CPUCLK = 240 MHz	I _{DD} *3	_	378	462		

- Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.
- Note 2. Supply of the clock signal to peripherals is stopped in this state. This does not include the BGO operation.
- Note 3. I_{DD} depends on f (CPUCLK and ICLK) as follows.
 - $I_{DD}\;Max.\;(105^{\circ}C) = 0.68 \times f\;CPUCLK + 0.17 \times fICLK + 180\;(unit:mA,fCPUCLK\;and\;fICLK\;are\;MHz)$
 - $I_{DD}~Max.~(125^{\circ}C) = 0.68 \times f~CPUCLK + 0.17 \times fICLK + 226~(unit:mA, fCPUCLK~and~fICLK~are~MHz)$
- Note 4. Same frequency condition is applied as in the maximum condition.

Table 2.14 Current of high-speed mode, CPU Sleep mode (DCDC mode and External VDD mode)

				Max			Test
Parameter		Symbol	Тур	105°C	125°C	Unit	conditions
Supply current*1*3*4	CPUCLK = 240 MHz	I _{DD} *2	29	221	315	mA	_

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. I_{DD} depends on f (CPUCLK and ICLK) as follows.

I_{DD} Typ. (25°C) = 0.063 × f CPUCLK + 0.13 × fICLK + 17.6 (unit : mA, fCPUCLK and fICLK are MHz)

I_{DD} Max. (105°C) = 0.063 × f CPUCLK + 0.13 × fICLK + 180 (unit : mA, fCPUCLK and fICLK are MHz)

I_{DD} Max. (125°C) = 0.063 × f CPUCLK + 0.13 × fICLK + 258 (unit : mA, fCPUCLK and fICLK are MHz)

Note 3. Supply of the clock signal to peripherals is stopped in this state. This does not include the BGO operation.

Note 4. ICLK, FCLK, BCLK, PCLKA, PCLKB, PCLKC, PCLKD and PCLKE are set to divided by 64.

Table 2.15 Current of high-speed mode, CPU Deep Sleep mode (DCDC mode and External VDD mode)

					Max			Test
Pa	rameter		Symbol	Тур	105°C	125°C	Unit	conditions
Su	pply current*1*3*4	CPUCLK = 240 MHz	I _{DD} *2	12	90	117	mA	_

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. I_{DD} depends on f (ICLK) as follows.

 I_{DD} Typ. (25°C) = 0.13 × flCLK + 5.3 (unit : mA, fCPUCLK and flCLK are MHz)

 I_{DD} Max. (105°C) = 0.13 × flCLK + 72 (unit : mA, fCPUCLK and flCLK are MHz)

 I_{DD} Max. (125°C) = 0.13 × flCLK + 101 (unit : mA, fCPUCLK and flCLK are MHz)

Note 3. Supply of the clock signal to peripherals is stopped in this state. This does not include the BGO operation.

Note 4. ICLK, FCLK, BCLK, PCLKA, PCLKB, PCLKC, PCLKD and PCLKE are set to divided by 64.

Table 2.16 Increase during BGO operation (DCDC mode and External VDD mode)

				Max			Test
Parameter		Symbol	Тур	105℃	125℃	Unit	conditions
Supply current*1	Data flash P/E	Icc	6	_	_	mA	_
	Code flash P/E		8	_	_		

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Table 2.17 Current of Low-speed mode (DCDC mode)

			Max	Max			
Parameter	Symbol	Тур	105℃ 125℃		Unit	Test conditions	
Supply current*1*2*3	I _{DD}	14.5	_	_		CPUCLK = ICLK = 1MHz Graphics power domain is off	

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. Supply of the clock signal to peripherals is stopped in this state. This does not include the BGO operation.

Note 3. FCLK, BCLK, PCLKA, PCLKB, PCLKC, PCLKD and PCLKE are set to divided by 64 (15.6 kHz).

Table 2.18 Standby current (DCDC mode)

Parameter				Symbol	Тур	Max 125°C	Unit	Test conditions
Supply		Software Standby	y mode	I _{CC}	0.02	0.94	mA	_
current*1		Data of SRAM ar	nd TCM is retained	I _{CC_DCDC}	0.88	28.29		VCC_DCDC = 3.3 V PDRAMSCR0.RKEEPn = 1 (n = 0 to 6) PDRAMSCR1.RKEEP0 = 1
		Data of SRAM ar	nd TCM is not retained	Icc_dcdc	0.83	26.64		VCC_DCDC = 3.3 V PDRAMSCR0.RKEEPn = 0 (n = 0 to 6) PDRAMSCR1.RKEEP0 = 0
		Deep Software S	tandby mode 1	I _{CC}	5.21	148	μΑ	_
				I _{CC_DCDC}	0.57	5.50	1	_
		Increase when the function is activated	Data of Standby SRAM is retained	I _{CC}	0.12 2.60 See Table 2.20 3.10 — See Table 2.21			_
		activated	PVD0, PVD1,PVD2 or Battery power supply switch					_
			When the LOCO is in use					_
			Crystal oscillator and RTC				1	_
			IWDT and ULPT(all units) are operating		0.07	_		_
		Deep Software S	tandby mode 2	I _{CC}	1.68	43.99	1	_
				I _{CC_DCDC}	0.57	5.50	1	_
		Increase when the function is	PVD0, PVD1,PVD2 or Battery power supply switch	I _{CC}	See Ta	ble 2.20		_
		activated	Crystal oscillator and RTC		See Table 2.21		1	_
		Deep Software Standby mode 3		I _{CC}	0.99	42.90	1	_
				I _{CC_DCDC}	0.57	5.50	1	_
		Increase when the function is activated	Crystal oscillator and RTC		See Ta	ble 2.21		_
	RTC	1	scillator with low power mode 3	I _{VBAT}	0.52	_	1	VBATT=1.8 V, VCC=0 V
	operatin g while	is in use			1.05	_	1	VBATT=3.3 V, VCC=0 V
	VCC is off (with	1	scillator with low power mode 2	1	0.56	_	1	VBATT=1.8 V, VCC=0 V
	the	is in use			1.10	_		VBATT=3.3 V, VCC=0 V
	battery backup	1	scillator with low power mode 1		0.62	_		VBATT=1.8 V, VCC=0V
	function, only the	is in use			1.17	_		VBATT=3.3 V, VCC=0 V
	RTC	1.	scillator with standard mode is		0.93	_		VBATT=1.8 V, VCC=0 V
	operate)	in use			1.50	_		VBATT=3.3 V, VCC=0 V
		When EXCIN is i	n use		0.37	_		VBATT=1.8 V, VCC=0 V
					0.86	_		VBATT=3.3 V, VCC=0 V
		Increase when	Common circuit when using		0.04	_		VBATT=1.8 V, VCC=0 V
		the function is activated	RTCICn (n = 0~2) input or EXCIN		0.04	-		VBATT=3.3 V, VCC=0 V
			RTCICn (n = $0\sim2$) input is in	1	0.02	_	1	VBATT=1.8 V, VCC=0 V
			use per channel		0.02	<u> </u>	1	VBATT=3.3 V, VCC=0 V

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Table 2.19 Coremark and normal mode current (DCDC and External power supply mode)

Parameter			Symbol	Тур	Max	Unit	Test conditions
Supply current*1*2	Coremark	Cache on	I _{DD}	318	_	μΑ/MHz	CPUCLK = 480 MHz
		Cache off, executing from ITCM		281	_		ICLK = 240 MHz PCLKA = 7.5 MHz PCLKB = 7.5 MHz
		Cache off, executing from SRAM		178	_		PCLKC = 7.5 MHz PCLKD = 7.5 MHz PCLKE = 7.5 MHz
		Cache off, executing from flash		169	_		FCLK = 7.5 MHz BCLK = 7.5 MHz
	Normal mode	All peripheral disabled, Cache on, while (1) code		223	_		
		All peripheral disabled, Cache off, while (1) code executing from flash		138	_		
	Coremark	Cache off, executing from flash		165	_	μA/MHz	CPUCLK = 360 MHz ICLK = 120 MHz
	Normal mode	All peripheral disabled, Cache off, while (1) code executing from flash		137	_		PCLKA = 30 MHz PCLKB = 30 MHz PCLKC = 30 MHz PCLKD = 30 MHz PCLKE = 30 MHz FCLK = 30 MHz BCLK = 30 MHz

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Table 2.20 Increase when the PVD0, PVD1, PVD2 or Battery power supply switch is enabled in Deep Software Standby mode 1 and 2.

Parameter		Symbol	Тур	Max 125°C	Unit	Test conditio ns
Supply current	Common circuit when enabling PVDn (n = 0 to 2) or Battery power supply switch in Deep Software Standby mode 1	I _{CC}	4.51	_	co	_
	Common circuit when enabling PVDn (n = 0 to 2) or Battery power supply switch in Deep Software Standby mode 2		4.97	_		_
	PVD0 enabled with OFS1.PVDLPSEL = 1		2.16	_		_
	PVD1 enabled		2.16	_		_
	PVD2 enabled		2.16	_		_
	Battery power supply switch enabled with following conditions.*1 • Battery power supply switch enable (VBTBPCR1.BPWSWSTP = 0), voltage monitor 0 reset enable (OFS1(_SEC).PVDAS = 0) and low power consumption function of PVD0 disable (OFS1(_SEC).PVDLPSEL = 1). • Battery power supply switch enable (VBTBPCR1.BPWSWSTP=0) and voltage monitor 0 reset disable (OFS1(_SEC).PVDAS = 1).		2.16	_		_

Note 1. Consumption current is not increased in other condition.

Note 2. Supply of the clock signal to peripherals is stopped in this state. This does not include the BGO operation.

Table 2.21 Increase when the sub-clock oscillator and RTC are enabled in Deep Software Standby mode 1, 2 and 3.

Parameter			Symbol	Тур	Max 125°C	Unit	Test conditions
Supply current	When a crystal oscillator is	Low Power mode 3	I _{CC}	0.22	_	μΑ	_
	in use	Low Power mode 2		0.27	_		_
				0.34	_		_
		Standard mode		0.67	_		_
	RTC is operating			0.33	_		_

Table 2.22 Inrush current

Parameter			Symbol	Тур	Max 125℃	Unit	Test conditions	
Supply current	Inrush current on	Inrush current of	DPSBYCR.DCSSMODE = 0	I _{RUSH}	_	630	mA	_
	returning from deep software standby mode	VCC_DCD C*1	DPSBYCR.DCSSMODE = 1		_	1020		_

Note 1. Reference value

Table 2.23 Operating current (Analog) (1 of 2)

Daramai	tou			Symbol	Tun	Max 125	Unit	Toot conditions
Paramet		T		Symbol	Тур	℃	Unit	Test conditions
Supply current *1	Oscillator	Main clock oscillator		I _{CC}	0.48		mA	MOMCR.MODRV0[2:0] = 000b
, 					0.58	-	mA	MOMCR.MODRV0[2:0] = 011b
					0.90	_	mA	MOMCR.MODRV0[2:0] = 101b
	Analog power	During 12-bit A/D conver	rsion	Alcc	0.8	1.1	mA	_
	supply current	During 12-bit A/D conver	1	2.3	3.3	mA	_	
		ACMPHS(1unit)			100	150	μΑ	_
		Temperature sensor			0.1	0.2	mA	_
		During D/A	Without AMP output		0.1	0.2	mA	_
		conversion(per unit)	With AMP output		0.8	1.6	mA	_
		Waiting for A/D, D/A con		0.9	1.6	mA	_	
		ADC12, DAC12 in stand	ADC12, DAC12 in standby modes (all units)*2		2	8	μΑ	_
	Reference power	During 12-bit A/D conver	Al _{REFH0}	70	120	μΑ	_	
	supply current (VREFH0)	Waiting for 12-bit A/D co	nversion (unit 0)		0.07	0.5	μΑ	_
		ADC12 in standby mode	es (unit 0)		0.07	0.5	μΑ	_
	Reference power	During 12-bit A/D conve	rsion (unit 1)	Al _{REFH}	70	120	μΑ	_
	supply current (VREFH)	During D/A	Without AMP output		0.1	0.4	mA	_
		conversion(per unit)	With AMP output		0.1	0.4	mA	_
		Waiting for 12-bit A/D (unconversion		0.07	0.8	μA	_	
		ADC12 in standby mode	es (unit 1)		0.07	0.8	μΑ	_
	USB operating	Low speed	USBFS	I _{CCUSBLS}	3.5	6.5	μΑ	VCC_USB
	current		USBHS		10.5	13.6	μA	VCC_USBHS = AVCC_USBHS (PHYSET.HSEB = 0)
			USBHS		4.4	6.0	mA	VCC_USBHS = AVCC_USBHS (PHYSET.HSEB = 1)
		Full speed	USBFS	I _{CCUSBFS}	4.0	10.0	mA	VCC_USB
			USBHS		11.4	13.7	mA	VCC_USBHS = AVCC_USBHS (PHYSET.HSEB = 0)
			USBHS		5.2	6.0	mA	VCC_USBHS = AVCC_USBHS (PHYSET.HSEB = 1)
		High speed	USBHS	Iccusens	45.7	51.4	mA	VCC_USBHS = AVCC_USBHS
		Standby mode (direct power down)	USBHS	I _{CCUSBSB}	0.5	3.00	μА	VCC_USBHS = AVCC_USBHS

Table 2.23 Operating current (Analog) (2 of 2)

Paramet	ter		Symbol	Тур	Max 125 ℃	Unit	Test conditions
Supply MIPI operating		DSI_ULP1	I _{CC18MPI}	1.5	2.5	mA	2 lanes PLL = OFF
current current	DSI_ULP2		1.5	2.5	mA	2 lanes PLL = ON	
		DSI-LP		5.6	11.3	mA	2 lanes CL = 60pF
		DSI-HS		9.8	15.1	mA	2 lanes
		Standby		0.001	0.1	mA	_
		DSI_ULP1	I _{CCMIPI}	1.4	6.5	mA	2 lanes PLL = OFF
		DSI_ULP2		4.0	10.1	mA	2 lanes PLL = ON
		DSI-LP]	4.0	10.1	mA	2 lanes
		DSI-HS]	9.0	24.2	mA	2 lanes
		Standby		0.001	0.1	mA	_

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. When the MCU is in Software Standby mode or the MSTPCRD.MSTPD16 (12-Bit A/D Converter 0 Module Stop bit) and MSTPCRD.MSTPD15 (12-bit A/D converter 1 module stop bit) are in the module-stop state.




Figure 2.3 Temperature dependency in Software Standby mode (I_{CC}) (reference data)




Figure 2.4 Temperature dependency in Software Standby mode (I_{CC_DCDC}) (reference data)




Figure 2.5 Temperature dependency in Deep Software Standby mode 1 (reference data)




Figure 2.6 Temperature dependency in Deep Software Standby mode 2 (reference data)




Figure 2.7 Temperature dependency in Deep Software Standby mode 3 (reference data)




Figure 2.8 Software Standby current per SRAM state (reference data)

The more practical I_{CC_DCDC} value can be obtained with the following formula.

$$I_{CC\ DCDC} = I_{DD} \times (VCL \div VCC) \div efficiency$$

Where: VCL and VCC are the voltage of VCL pin and VCC pin respectively, and efficiency is shown in the following figures.




Figure 2.9 Typical DCDC efficiency (%) vs load current (A) in High-speed mode, Tj = 25°C




Figure 2.10 Typical DCDC efficiency (%) vs load current (A) in High-speed mode , Tj = 125°C




Figure 2.11 Typical DCDC efficiency (%) vs load current (A) in Low-speed mode and Software Standby mode, Tj = 25°C




Figure 2.12 Typical DCDC efficiency (%) vs load current (A) in Low-speed mode and Software Standby mode, Tj = 125°C

Note: DCDC efficiency is obtained based on the VCC_DCDC current.

2.2.6 VCC Rise and Fall Gradient and Ripple Frequency

Table 2.24 VCC rise and fall gradient characteristics at power on/off

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions
VCC rising gradient at	power on*1	SrVCC	0.0084	_	20	ms/V	_
VCC falling gradient	VBATT function is disabled*1	SfVCC1	0.0084	_	_	ms/V	_
at power off	VBATT function is enabled	SfVCC2	1.0000	_	_		_

Note 1. In case the VCC voltage crosses V_{POR1}.

Table 2.25 VCC ripple frequency and gradient characteristics during operation

The ripple voltage must meet the allowable ripple frequency $f_{r(VCC)}$ within the range between the VCC upper limit (3.6 V) and lower limit (1.68 V). When the VCC change exceeds VCC ±10%, the allowable voltage change rising and falling gradient dt/dVCC must be met.

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Allowable ripple frequency	f _{r (VCC)}	_	_	10.0	kHz	Figure 2.13 V _{r (VCC)} ≤ VCC × 0.2
		_	_	1.0	MHz	Figure 2.13 V _{r (VCC)} ≤ VCC × 0.08
		_	_	10.0	MHz	Figure 2.13 V _{r (VCC)} ≤ VCC × 0.06
Allowable voltage change rising and falling gradient	dt/dVCC*1	1.0	_	_	ms/V	When VCC change exceeds VCC ±10%

Note 1. In case the VCC voltage does not cross $V_{\mbox{\footnotesize{POR1}}}.$




Figure 2.13 Ripple waveform




Figure 2.14 VCC rising and falling waveform

2.2.7 Thermal Characteristics

Maximum value of junction temperature (Tj) must not exceed the value of section 2.2.1. Tj/Ta Definition.

Tj is calculated by either of the following equations.

- $\bullet \quad Tj = Ta + \theta ja \times Total \ power \ consumption$
- $Tj = Tt + \Psi jt \times Total power consumption$
 - Tj : Junction Temperature (°C)
 - Ta : Ambient Temperature (°C)
 - Tt : Top Center Case Temperature (°C)
 - θja : Thermal Resistance of "Junction"-to-"Ambient" (°C/W)
 - Ψjt : Thermal Resistance of "Junction"-to-"Top Center Case" (°C/W)
- Total power consumption = Voltage × (Leakage current + Dynamic current)
- Leakage current of IO = $\Sigma (I_{OL} \times V_{OL})$ /Voltage + $\Sigma (|I_{OH}| \times |VCC V_{OH}|)$ /Voltage
- Dynamic current of IO = Σ IO ($C_{in} + C_{load}$) × IO switching frequency × Voltage
 - Cin: Input capacitance
 - C_{load}: Output capacitance

Regarding θ ja and Ψ jt, see Table 2.26.

Table 2.26 Thermal Resistance

Parameter	Package	Symbol	Value*1	Unit	Test conditions
Thermal Resistance	176-pin LQFP (PLQP0176KJ-A)	θја	32.0	°C/W	JESD 51-2 and 51-7 compliant
	224-pin BGA (PLBG0224GD-A)		21.5		JESD 51-2 and 51-9 compliant
	176-pin LQFP (PLQP0176KJ-A)	Ψjt	0.42	°C/W	JESD 51-2 and 51-7 compliant
	224-pin BGA (PLBG0224GD-A)		0.24		JESD 51-2 and 51-9 compliant

Note 1. The values are reference values when the 4-layer board is used. Thermal resistance depends on the number of layers or size of the board. For details, see the JEDEC standards.

2.2.7.1 Calculation guide of maximum current

Table 2.27 Power consumption of each unit (1 of 2)

Dynamic current/ Leakage current	MCU Domain	Category	Item	Symbol	Frequency [MHz]	Current [uA/MHz]	Current*1 [mA]	Condition
Leakage	Analog	Regulator and	Tj = 95°C	I _{CC}	_	_	0.54	_
current		Leak*1	Tj = 105°C		_	_	0.64	
			Tj = 115°C		_	_	0.75	
			Tj = 125°C		_	_	0.85	
			Tj = 95°C	I _{CC_DCDC}	_	_	64	VCC_DCDC =
			Tj = 105°C		_	_	77	3.3V, High speed mode,
			Tj = 115°C		_	_	94	PDCTRGD.P DDE = 0
			Tj = 125°C		_	_	111	DDL = 0
			Tj = 95°C		_	_	115	VCC_DCDC =
			Tj = 105°C		_	_	138	1.8V, High speed mode,
			Tj = 115°C		_	_	168	PDCTRGD.P DDE = 0
			Tj = 125°C		_	_	199	
			Tj = 95°C	I _{DD}	_	_	150	PDCTRGD.P DDE = 0
			Tj = 105°C		_	_	180	
			Tj = 115°C		_	_	220	
			Tj = 125°C		_	_	260	
Dynamic current	CPU	Operation with Cache	CoreMark	I _{DD}	480	307	147	CPUCLK = 480MHz
	Peripheral	Timer	RTC		60	1.299	0.078	_
	Unit		GPT16 (6ch)*2		120	16.988	2.039	
			GPT32 (8ch)*2		120	20.279	2.433	
			POEG (4 Groups)*2	-	60	1.363	0.082	-
			AGT (2ch)*2	-	60	2.233	0.134	
			ULPT (2ch)*2		60	0.350	0.021	
		_	WDT		60	0.775	0.047	
			IWDT		60	0.100	0.006	

Table 2.27 Power consumption of each unit (2 of 2)

Dynamic current/ Leakage current	MCU Domain	Category	Item	Symbol	Frequency [MHz]	Current [uA/MHz]	Current*1 [mA]	Condition
Dynamic	Peripheral	Communicatio	ETHERC	I _{DD}	120	8.149	0.978	_
current	Unit	n interfaces	USBFS		60	8.713	0.523	
			USBHS		120	11.911	1.429	
			SCI (6ch)*2		120	22.717	2.726	
			IIC (2ch)*2		60	2.867	0.172	
			13C		120	15.274	1.833	
			CANFD (2ch)*2		120	9.050	1.086	
			SPI (2ch)*2		120	7.950	0.954	
			OSPI		60	40.796	2.448	-
			SSIE (2ch)*2		60	6.818	0.409	
			SDHI (2ch)*2		60	16.742	1.005	
		Analog	ADC (2Units)*2		120	3.961	0.475	_
			DAC12 (2ch)*2		120	1.079	0.129	-
			TSN	_	60	0.092	0.005	
			ACMPHS (2ch)*2		60	0.083	0.005	
		Human	GLCDC		120	44.530	5.344	
		machine interfaces	DRW		120	59.158	7.099	
			MIPI DSI		120	31.344	3.761	
			CEU		120	24.143	2.897	
		Event link	ELC		60	1.670	0.100	_
		Security	RSIP-E51A		120	311.301	37.4	_
			DOTF		60	63.393	3.804	
		Data processing	CRC		120	4.372	0.525	_
		processing	DOC		120	0.427	0.051	
		System	CAC		60	0.738	0.044	_
		DMA	DMAC (per 1ch)		240	9.012	2.163	-
			DTC		240	8.980	2.155	
	FSBL operation	1			240	_	93.4	_
					120	_	72.9	_

Note 1. Regulator and Leak are Internal voltage regulator's current and MCU's leakage current. It is selected according to the temperature of Tj.

Table 2.28 Outline of operation for each unit (1 of 2)

Peripheral	Outline of operation
RTC	RTC is operating with LOCO.
GPT	Operating modes is set to saw-wave PWM mode.
POEG	Only clear module stop bit.
AGT	AGT is operating with PCLKB.
ULPT	ULPT is operating with LOCO.

Note 2. To determine the current consumption per channel or unit, divide Current [mA] by the number of channels, groups or units.

Table 2.28 Outline of operation for each unit (2 of 2)

Peripheral	Outline of operation
WDT	WDT is operating with PCLKB.
IWDT	IWDT is operating with IWDTCLK.
ETHERC	Operation modes is set to full-duplex mode. ETHERC is operating using Reduced Media Independent Interface (RMII).
USBFS	Transfer types is set to bulk transfer. USBFS is operating using Full-speed transfer (12 Mbps).
USBHS	Transfer types is set to bulk transfer. USBHS is operating using High-speed transfer.
SCI	SCI is transmitting data in clock synchronous mode.
IIC	Communication format is set to I2C-bus format. IIC is transmitting data in master mode.
I3C	Communication format is set to I3C SDR format. I3C is transmitting data in master mode (12.5MHz).
CANFD	CANFD is transmitting and receiving data in self-test mode 1.
SPI	SPI mode is set to SPI operation (4-wire method). SPI master/slave mode is set to master mode. SPI is transmitting 32-bit width data.
OSPI	OSPI is issuing memory write command to HyperRAM.
SSIE	Communication mode is set to Master. System word length is set to 32 bits. Data word length is set to 20 bits. SSIE is transmitting data using I2S format.
SDHI	Transfer bus mode is set to 8-bit wide bus mode. SDHI is issuing CMD24 (single-block write).
ADC	Resolution is set to 12-bit accuracy. Data registers is set to A/D-converted value addition mode. ADC12 is converting the analog input in continuous scan mode.
DAC12	DAC12 is outputting the conversion result while updating the value of data register.
TSN	TSN is operating.
ACMPHS	ACMPHS is operating.
GLCDC	GLCDC is operating after writing data to CLUT.
DRW	DRW is doing rendering operation after sending data from SDRAM.
MIPI DSI	MIPI DSI is operating with HS mode using 2-lane. Data is input via GLCDC.
CEU	CEU is capturing data and transferring to the SRAM.
ELC	Only clear module stop bit.
RSIP-E51A	RSIP is doing self-test operation.
DOTF	DOTF is doing decryption with AES.
CRC	CRC is generating CRC code using 32-bit CRC32-C polynomial.
DOC	DOC is operating in data comparison mode.
CAC	Measurement target clocks is set to PCLKB. Measurement reference clocks is set to PCLKB. CAC is measuring the clock frequency accuracy.
DMAC	Bit length of transfer data is set to 32 bits. Transfer mode is set to block transfer mode. DMAC is transferring data from SRAM0 to SRAM0.
DTC	Bit length of transfer data is set to 32 bits. Transfer mode is set to block transfer mode. DTC is transferring data from SRAM0 to SRAM0.

2.2.7.2 Example of Tj calculation

Assumption:

- Package 224-pin BGA : θ ja = 21.5 °C/W
- Ta = 80 °C
- $I_{CC} + I_{CC_DCDC} = 240 \text{ mA}$
- VCC = 3.5 V (VCC = VCC2 = AVCC0 = AVCC_USBHS = VCC_USB = VCC_USBHS)
- $I_{OH} = 1 \text{ mA}$, $V_{OH} = VCC 0.5 \text{ V}$, 12 Outputs



- $I_{OL} = 20 \text{ mA}, V_{OL} = 1.0 \text{ V}, 8 \text{ Outputs}$
- $I_{OL} = 1 \text{ mA}, V_{OL} = 0.5 \text{ V}, 12 \text{ Outputs}$
- $C_{in} = 8 \text{ pF}$, 32 pins, Input frequency = 10 MHz
- C_{load} = 30 pF, 32 pins, Output frequency = 10 MHz

Static current of IO = Σ (VOL × IOL) / Voltage + Σ ((VCC - VOH) × IOH) / Voltage

- = $(20 \text{ mA} \times 1 \text{ V}) \times 8 / 3.5 \text{ V} + (1 \text{ mA} \times 0.5 \text{ V}) \times 12 / 3.5 \text{ V} + ((\text{VCC} (\text{VCC} 0.5 \text{ V})) \times 1 \text{ mA}) \times 12 / 3.5 \text{ V}$
- = 45.7 mA + 1.71 mA + 1.71 mA
- = 49.1 mA

Dynamic current of IO = Σ IO (Cin + Cload) × IO switching frequency × Voltage

- = $((8 \text{ pF} \times 32) \times 10 \text{ MHz} + (30 \text{ pF} \times 32) \times 10 \text{ MHz}) \times 3.5 \text{ V}$
- = 42.6 mA

Total power consumption = Voltage × (Static current + Dynamic current)

- $= (240 \text{ mA} \times 3.5 \text{ V}) + (49.1 \text{ mA} + 42.6 \text{ mA}) \times 3.5 \text{ V}$
- = 1161 mW (1.161 W)

 $Tj = Ta + \theta ja \times Total power consumption$

- $= 80 \text{ }^{\circ}\text{C} + 21.5 \text{ }^{\circ}\text{C/W} \times 1.161\text{W}$
- $= 105.0 \, ^{\circ}\text{C}$

2.3 **AC Characteristics**

2.3.1 Frequency

Table 2.29 Operation frequency value in high-speed mode

Parameter			Symbol	Min	Тур	Max	Unit
Operation frequency	CPU clock (CPUCLK)	DCDC, BGA package, Tj ≤ 105°C ^{*3}	f	_		480	MHz
		DCDC, BGA package, Tj ≤ 125°C ^{*3}		_	_	400	
		External VDD, BGA package, Tj ≤ 105°C		_	_	480	
		External VDD, BGA package, Tj ≤ 125°C		_	_	400	
		DCDC, 176-pin LQFP package, Tj ≤ 125°C ^{*3}		_	_	400	
		External VDD, 176-pin LQFP package, Tj ≤ 125°C		_	_	400	
	System clock (ICLK)		1	_	_	240	
	Peripheral module clock	(PCLKA)		_	_	120	
	Peripheral module clock	(PCLKB)		_	_	60	
	Peripheral module clock	(PCLKC)		*2	_	60	
	Peripheral module clock	(PCLKD)		_	_	120	
	Peripheral module clock	(PCLKE)		_	_	240	
	Flash interface clock (F		*1	_	60		
	External bus clock	VCC ≥ 2.7 V		_	- 120 - 60 - 60	120	
	(BCLK)	VCC ≥ 1.68 V	1	_		60	
	EBCLK pin output	VCC ≥ 2.7 V	1	_		60	
		VCC ≥ 1.68 V		_	_	30	
	SDCLK pin output	VCC ≥ 3.0 V		_	_	120	
	SCI clock (SCICLK)			_	_	120	
	SPI clock (SPICLK)			_	_	120	
	Octal SPI clock (OCTA	CLK)		_	_	200	
	CANFD core clock (CAI	NFDCLK)		_	_	80	
	LCD clock (LCDCLK)			_	_	240	
	USB clock (USBCLK)			_	_	48	
	USB clock (USB60CLK)		_	_	60	
	I3C clock (I3CCLK)			_	_	200	

Note 1. FCLK must run at a frequency of at least 4 MHz when programming or erasing the flash memory.

Note 2. When the ADC12 is used, the PCLKC frequency must be at least 1 MHz.

Note 3. When DCDC is used with VCC_DCDC < 2.5V, I_{DD} current must be less than the value specified in operating current. Please see Table 2.8.

Table 2.30 Operation frequency value in low-speed mode

Parameter	Parameter			Min	Тур	Max	Unit
Operation	CPU clock (CPUCLK)		f	_	_	1	MHz
frequency	System clock (ICLK)	stem clock (ICLK)			_	1	
	Peripheral module clo	ck (PCLKA)		_	_	1	
	Peripheral module clo	ck (PCLKB)		_	_	1	
	Peripheral module clo	ck (PCLKC)		*2	_	1	
	Peripheral module clo	ck (PCLKD)		_	_	1	
	Peripheral module clo	ck (PCLKE)		_	_	1	
	Flash interface clock (FCLK)		*1	_	1	
	External bus clock (BC	External bus clock (BCLK)			_	1	
	EBCLK pin output			_	_	1	
	SDCLK pin output	VCC ≥ 3.0 V		_	_	1	
	SCI clock (SCICLK)	1		_	_	1	
	SPI clock (SPICLK)			_	_	1	
	Octal SPI clock (OCTA	ACLK)		_	_	1	
	CANFD core clock (Ca	ANFDCLK)		_	_	1	
	LCD clock (LCDCLK)			_	_	1	
	USB clock (USBCLK)			_		1	
	USB clock (USB60CL	K)		_	_	1	
	I3C clock (I3CCLK)			_	_	1	

Note 1. Programming or erasing the flash memory is disabled in low-speed mode. Note 2. When the ADC12 is used, the PCLKC frequency must be at least 1 MHz.

2.3.2 **Clock Timing**

Table 2.31 Clock timing except for sub-clock oscillator (1 of 2)

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions
EBCLK pin output cycle	VCC = 2.70 V or above	t _{Bcyc}	16.6	_	_	ns	Figure 2.15
time	VCC = 1.68 V or above		33.3	_	_		
EBCLK pin output high	VCC = 2.70 V or above	t _{CH}	3.3	_	_	ns	
pulse width	VCC = 1.68 V or above		9.6	_	_		
EBCLK pin output low pulse	VCC = 2.70 V or above	t _{CL}	3.3	_	_	ns	
width	VCC = 1.68 V or above		9.6	_	_		
EBCLK pin output rise time	VCC = 2.70 V or above	t _{Cr}	_	_	5.0	ns	
	VCC = 1.68 V or above		_	_	7.0		
EBCLK pin output fall time	VCC = 2.70 V or above	t _{Cf}	_	_	5.0	ns	
	VCC = 1.68 V or above		_	_	7.0		
SDCLK pin output cycle time	,	t _{SDcyc}	8.33	_	_	ns	
SDCLK pin output high pulse	width	t _{CH}	1.0	_	_	ns	
SDCLK pin output low pulse	t _{CL}	1.0	_	_	ns		
SDCLK pin output rise time	t _{Cr}	-	_	3.0	ns		
SDCLK pin output fall time		t _{Cf}	_	_	3.0	ns	

Table 2.31 Clock timing except for sub-clock oscillator (2 of 2)

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions
EXTAL external clock input cy	XTAL external clock input cycle time				_	ns	Figure 2.16
EXTAL external clock input hig	gh pulse width	t _{EXH}	5.30	<u> </u>	_	ns	
EXTAL external clock input lov	w pulse width	t _{EXL}	5.30	<u> </u>	_	ns	
EXTAL external clock rise time	EXTAL external clock rise time			_	3.0	ns	
EXTAL external clock fall time		t _{EXf}	_	_	3.0	ns	
Main clock oscillator frequence	f _{MAIN}	8	_	48	MHz	_	
Main clock oscillation stabiliza (crystal)*1	tion wait time	t _{MAINOSCW}	_	_	*1	ms	Figure 2.17
OCO clock oscillation frequency		f _{LOCO}	29.4912	32.768	36.0448	kHz	_
LOCO clock oscillation stabiliz	OCO clock oscillation stabilization wait time		_	_	60.4	μs	Figure 2.18
MOCO clock oscillation freque	ency	f _{MOCO}	6.8	8.0	9.2	MHz	_
MOCO clock oscillation stabili	zation wait time	t _{MOCOWT}	_	_	15.0	μs	_
	Without FLL	f _{HOCO16}	15.78	16.00	16.22	MHz	–20 ≤ Tj ≤ 125 °C
oscillation frequency		f _{HOCO18}	17.75	18.00	18.25		
		f _{HOCO20}	19.72	20.00	20.28		
		f _{HOCO32}	31.55	32.00	32.45		
		f _{HOCO48}	47.33	48.00	48.67		
		f _{HOCO16}	15.71	16.00	16.29		–40 ≤ Tj ≤ –20 °C
		f _{HOCO18}	17.68	18.00	18.32		
		f _{HOCO20}	19.64	20.00	20.36		
		f _{HOCO32}	31.42	32.00	32.58		
		f _{HOCO48}	47.14	48.00	48.86		
	With FLL	f _{HOCO16}	15.960	16.000	16.040		-40 ≤ Tj ≤ 125 °C
		f _{HOCO18}	17.955	18.000	18.045		Sub-clock frequency accuracy is ±50 ppm.
		f _{HOCO20}	19.950	20.000	20.050		
		f _{HOCO32}	31.920	32.000	32.080		
		f _{HOCO48}	47.880	48.000	48.120		
HOCO clock oscillation stabilize	zation wait time ^{*2}	t _{HOCOWT}	_	_	64.7	μs	_
HOCO stop width time		t _{HOCOSTP}	1	_	_	μs	Figure 2.21
HOCO period jitter		Jitter	-3	_	3	%	_
FLL stabilization wait time		t _{FLLWT}	_	-	1.8	ms	_
PLL1/PLL2 VCO frequency		f _{VCO}	640	_	1440.0	MHz	_
PLL1/PLL2 Output frequency for output clock P		t _{PLL}	40		480	MHz	_
PLL1/PLL2 Output frequency	t _{PLL}	71	_	480	MHz	_	
PLL1/PLL2 clock oscillation st	t _{PLLWT}			40	μs	Figure 2.19	
PLL1/PLL2 period jitter		_	_	±70	_	ps	
PLL1/PLL2 long term jitter		_	_	±300	_	ps	Term: 1 μs, 10 μs

Note 1. When setting up the main clock oscillator, ask the oscillator manufacturer for an oscillation evaluation, and use the results as the recommended oscillation stabilization time. Set the MOSCWTCR register to a value equal to or greater than the recommended value

After changing the setting in the MOSCCR.MOSTP bit to start main clock operation, read the OSCSF.MOSCSF flag to confirm that it is 1, and then start using the main clock oscillator.



Note 2. This is the time from release from reset state until the HOCO oscillation frequency (f_{HOCO}) reaches the range for guaranteed operation.

Table 2.32 Clock timing for the sub-clock oscillator

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Sub-clock frequency	f _{SUB}	_	32.768	_	kHz	_
Sub-clock oscillation stabilization wait time	tsuboscwt	_	_	*1	s	Figure 2.20

Note 1. When setting up the sub-clock oscillator, ask the oscillator manufacturer for an oscillation evaluation and use the results as the recommended oscillation stabilization time.

After changing the setting in the SOSCCR.SOSTP bit to start sub-clock operation, only start using the sub-clock oscillator after the sub-clock oscillation stabilization time elapses with an adequate margin. A value that is two times the value shown is recommended.




Figure 2.15 EBCLK and SDCLK output timing




Figure 2.16 EXTAL external clock input timing




Figure 2.17 Main clock oscillation start timing




Figure 2.18 LOCO clock oscillation start timing




Figure 2.19 PLL1/PLL2 clock oscillation start timing




Figure 2.20 Sub-clock oscillation start timing




Figure 2.21 HOCO stop width time

2.3.3 Reset Timing

Table 2.33 Reset timing

Parameter			Symbol	Min	Тур	Max	Unit	Test conditions
RES pulse	Power-on		t _{RESWP}	4.2	_	_	ms	Figure 2.22
width	Deep Software Standby mode 1	DPSBYCR.DCSSMODE = 0	t _{RESWD}	1.30	_	_	ms	Figure 2.23
		DPSBYCR.DCSSMODE = 1		0.71	_	_		
	Deep Software	DPSBYCR.DCSSMODE = 0		2.00	_	_		
	Standby mode 2	DPSBYCR.DCSSMODE = 1		1.50	_	_		
	Deep Software	DPSBYCR.DCSSMODE = 0		3.50	_	_		
	Standby mode 3	DPSBYCR.DCSSMODE = 1		2.90	_	_		
	Software Sta	andby mode	t _{RESWS}	0.66	_		ms	
	Low-speed N	Лode	t _{RESWLS}	0.46	_		ms	
	CPU Deep S operation)	Sleep mode (SOSC	treswsods	0.36	_	_	ms	
	CPU Deep S SOSC opera	Sleep mode (Other than tion)	t _{RESWDS}	0.24	_	_	ms	
	SOSC	PDCTRGD.PDDE = 1	t _{RESWSO}	0.19	_	_	ms	
	operation	PDCTRGD.PDDE = 0		0.15	_	_		
	Other than	PDCTRGD.PDDE = 1	t _{RESW}	62.0	_	_	μs	
	above	PDCTRGD.PDDE = 0		25.5	_	_		
Wait time aft	Wait time after RES cancellation			_	54.9	64.6	μs	Figure 2.22
WDT reset,	Wait time after internal reset cancellation (IWDT reset, WDT reset, CPU Lockup reset, Bus Error reset, Common Memory Error reset, Software reset)			_	54.9	64.6	μs	_




Figure 2.22 RES pin input timing under the condition that VCC exceeds V_{POR} voltage threshold




Figure 2.23 Reset input timing

2.3.4 Wakeup Timing

Table 2.34 Timing of recovery from low power modes (1 of 2)

Parameter			Fast return function*9	Symbol	Min	Тур	Max	Unit	Test conditions
Recovery ti	me from CPU Deep	_	t _{DSLP} *11	_	182	214	μs	_	
Recovery time from Software Standby mode	Crystal resonator connected to main clock oscillator	System clock source is main clock oscillator*1 MOSCSCR.MOSCSOK P = 0	Enabled	t _{SBYMC} *10	_	2.33	2.43	ms	Figure 2.24 The division ratio of all
		System clock source is main clock oscillator*1 MOSCSCR.MOSCSOK P = 1	Enabled		_	310	385	μs	oscillators is 1.
		System clock source is PLL1P with main clock oscillator*2 MOSCSCR.MOSCSOK P = 0	Enabled	t _{SBYPC} *10	_	2.47	2.59	ms	
		System clock source is PLL1P with main clock oscillator*2 MOSCSCR.MOSCSOK P = 1	Enabled		_	388	511	μs	
	External clock input to main	System clock source is main clock oscillator*3	Enabled	t _{SBYEX} *10	-	310	385	μs	
	clock oscillator	System clock source is PLL1P with main clock oscillator*4	Enabled	t _{SBYPE} *10	_	388	511		
	System clock sour	ce is sub-clock oscillator*5	Enabled	t _{SBYSC} *10	_	0.81	0.87	ms	
	System clock sour oscillator*6	ce is HOCO clock	Enabled	t _{SBYHO} *10	_	310	385	μs	
	System clock sour	ce is PLL1P with HOCO*7	Enabled	t _{SBYPH} *10	_	398	522	μs	
	System clock sour oscillator*8	ce is MOCO clock	Enabled	t _{SBYMO} *10	_	312	387	μs	

Table 2.34 Timing of recovery from low power modes (2 of 2)

Parameter		Fast return function*9	Symbol	Min	Тур	Max	Unit	Test conditions		
Recovery	Deep Software	Any of	Standard	t _{DSBY}	-	0.68	1.20	ms	Figure 2.25	
time from Deep Software Standby	Standby mode 1	PVD0(OFS1.PVDLPSEL =1), PVD1, PVD2, or Battery power supply switch is enabled	Fast		_	0.29	0.62	ms		
mode		All of	Standard			0.73	1.30			
		PVD0(OFS1.PVDLPSEL =1), PVD1, PVD2, and Battery power supply switch are disabled	Fast			0.33	0.71			
	Deep Software	DPSWCR.WSTS = 0x0B	Standard		_	0.73	1.10	ms		
	Standby mode 2		Fast		_	0.33	0.50	ms		
		DPSWCR.WSTS = 0x9A	Standard			_	1.60	2.00	ms	
			Fast		_	1.20	1.50	ms		
	Deep Software Sta	andby mode 3	Standard		_	2.10	3.50	ms		
			Fast		_	1.70	2.90	ms		
Wait time af mode	Wait time after cancellation of Deep Software Standby mode			t _{DSBYWT}	47.7	_	64.6	μs		

- Note 1. When the frequency of the crystal is 48 MHz (Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x05) and the greatest value of the internal clock division setting is 1.
- Note 2. When the frequency of PLL1P is 480 MHz (Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x05) and the greatest value of the internal clock division setting is 8.
- Note 3. When the frequency of the external clock is 48 MHz (Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x00) and the greatest value of the internal clock division setting is 1.
- Note 4. When the frequency of PLL1P is 480 MHz (Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x00) and the greatest value of the internal clock division setting is 8.
- Note 5. The Sub-clock oscillator frequency is 32.768 kHz and the greatest value of the internal clock division setting is 1.
- Note 6. The HOCO frequency is 20 MHz and the greatest value of the internal clock division setting is 1.
- Note 7. The PLL frequency is 480 MHz and the greatest value of the internal clock division setting is 8.
- Note 8. The MOCO frequency is 8 MHz and the greatest value of the internal clock division setting is 1.
- Note 9. For details, see SSCR1.SS1FR, DPSBYCR.DCSSMODE bits in the section x, Low Power Modes.
- Note 10. The recovery time can be calculated with the equation of t_{Common} + max(t_{OSCSTB}, t_{PG1}, t_{PGCK}) + max(t_{PG2}, t_{LPW}). And they can be determined with the following values and equations. For n, the greatest value is selected from among the internal clock(CPUCLK, ICLK, PCLKm, FCLK, BCLK and EBCLK) division settings (m = A to E).
 - t_{OSCSTB} in the table below means the time when each oscillator is active. When multiple oscillators are active, t_{OSCSTB} is determined by the longest t_{OSCSTB} among the active oscillators.

Note 11. The ICLK frequency is 240 MHz. This recovery time corresponds to t_{PG2} .

Table 2.35 Each element of recovery time

			Тур						Max								
Wakeu p time	Oscillat ion keep	Fast return function	t _{Commo}	toscstb *1	t _{PG1}	t _{PGCK}	t _{PG2}	t _{LPW}	t _{Commo}	toscstb *1	t _{PG1}	t _{PGCK}	t _{PG2}	t _{LPW}	Unit		
	MOSC disabled	Enabled	52.667 + 4/ flCLK	t _{MAINOSC} WT	75.5	2.1 + 10.5/ fMOC O + 2.5n/ fMOC	1449/ fMO CO + 10/ fICLK	10 + 2/ fICLK + 2n/ fMAI N	82.369 + 4/ flCLK	t _{MAINOSC} WT + 11/0.236	88.8	2.5 + 10.5/ fMOC O + 2.5n/ fMOC	1449/ fMO CO +10/ fICLK	10 + 2/ flCLK + 2n/ fMAI N	μs		
	MOSC enabled	Enabled	52.667 + 4/ flCLK	3/0.262		O + 2.5/ fSRC CLK + 2/ fICLK		10 + 2/ fICLK + 2n/ fMAI N	82.369 + 4/ flCLK	14/0.236		O + 2.5/ fSRC CLK + 2/ fICLK		10 + 2/ flCLK + 2n/ fMAI N	μs		
t _{SBYPC}	MOSC disabled	Enabled	52.667 + 4/ flCLK	24.125 +t _{MAINOS} CWT + 31/0.262 *2	INOS +					10 + 2/ fICLK + 2n/ fPLL	82.369 + 4/ flCLK	24.05 + t _{MAINOSC} WT + 42/0.236 *3				10 + 2/ fICLK + 2n/ fPLL	μs
	MOSC enabled	Enabled	52.667 + 4/ flCLK	24.125 + 34/0.262 *2				10 + 2/ fICLK + 2n/ fPLL	82.369 + 4/ flCLK	24.05 + 45/0.236 *3				10 + 2/ fICLK + 2n/ fPLL	μs		
t _{SBYEX}	_	Enabled	52.667 + 4/ flCLK	3/0.262				10 + 2/ fICLK + 2n/ fEXM AIN	82.369 + 4/ flCLK	14/0.236				10 + 2/ flCLK + 2n/ fEXM AIN	μs		
t _{SBYPE}	_	Enabled	52.667 + 4/ flCLK	24.125 + 34/0.262 *2				10 + 2/ fICLK + 2n/ fPLL	82.369 + 4/ flCLK	24.05 +45/0.23 6 ^{*3}				10 + 2/ fICLK + 2n/ fPLL	μs		
t _{SBYSC}	_	Enabled	52.667 + 4/ flCLK	0				10 + 2/ flCLK + 2n/ fSOS C	82.369 + 4/ flCLK	0				10 + 2/ flCLK + 2n/ fSOS C	μs		
t _{SBYHO}	_	Enabled	52.667 + 4/ flCLK	23.375				10 + 2/ flCLK + 2n/ fHOC O	82.369 + 4/ flCLK	70.234				10 + 2/ flCLK + 2n/ fHOC O	μs		
tsbyph	_	Enabled	52.667 + 4/ flCLK	24.125 + 140*2				10 + 2/ fICLK + 2n/ fPLL	82.369 + 4/ flCLK	24.05 +202 ^{*3}				10 + 2/ fICLK + 2n/ fPLL	μs		
t _{ЅВУМО}	_	Enabled	52.667 + 4/ fICLK	0				10 + 2/ flCLK + 2n/ fMO CO	82.369 + 4/ fICLK	0				10 + 2/ flCLK + 2n/ fMO CO	μs		

Note: The unit of frequency is MHz.

Note 1. If more than one oscillator is operating, the largest value of the operating oscillator in this column is applied.

Note 2. "24.125" can be reduced when both PLL1LDOCR.SKEEP and PLL2LDOCR.SKEEP are 1.

Note 3. "24.05" can be reduced when both PLL1LDOCR.SKEEP and PLL2LDOCR.SKEEP are 1.




Figure 2.24 Software Standby mode cancellation timing




Figure 2.25 Deep Software Standby mode cancellation timing

2.3.5 NMI and IRQ Noise Filter

Table 2.36 NMI and IRQ noise filter

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions	
NMI pulse	t _{NMIW}	200	_	_	ns	NMI digital filter	t _{Pcyc} × 2 ≤ 200 ns
width		t _{Pcyc} × 2*1	_	_		disabled	t _{Pcyc} × 2 > 200 ns
		200	_	_		NMI digital filter enabled	t _{NMICK} × 3 ≤ 200 ns
		t _{NMICK} × 3.5*2	_	_		enabled	t _{NMICK} × 3 > 200 ns
IRQ pulse	t _{IRQW}	200	_	_	ns	IRQ digital filter	t _{Pcyc} × 2 ≤ 200 ns
width		t _{Pcyc} × 2*1	_	_		disabled	t _{Pcyc} × 2 > 200 ns
		200	_	_		IRQ digital filter	t _{IRQCK} × 3 ≤ 200 ns
		t _{IRQCK} × 3.5 ^{*3}	_	_		enabled	t _{IRQCK} × 3 > 200 ns

Note: 200 ns minimum in Software Standby mode.

Note: If the system clock source is switched, add 4 clock cycles of the switched source.

Note 1. t_{Pcyc} indicates the PCLKB cycle.

Note 2. t_{NMICK} indicates the cycle of the NMI digital filter sampling clock. Note 3. t_{IRQCK} indicates the cycle of the IRQi digital filter sampling clock.




Figure 2.26 NMI interrupt input timing




Figure 2.27 IRQ interrupt input timing

2.3.6 **Bus Timing**

Table 2.37 Bus timing (1 of 2)

Condition 1: When using the CS area controller (CSC).

VCC = VCC DCDC = VCC USB = VBATT = 1.68 V to 3.6 V, VCC2 = 1.65 V to 3.6 V

BCLK = 8 to 120 MHz, EBCLK = 8 to 60 MHz (When VCC = VCC_USB = VBATT = 2.70 to 3.6 V)

BCLK = 8 to 60 MHz, EBCLK = 8 to 30 MHz (When VCC = VCC_USB = VBATT = 1.68 to 3.6 V)
Output load conditions: VOH = VCC × 0.5, VOL = VCC × 0.5, C = 30 pF

EBCLK: High drive output is selected in the port drive capability bit in the PmnPFS register.

Others: Middle drive output is selected in the port drive capability bit in the PmnPFS register.

Condition 2: When using the SDRAM area controller (SDRAMC).

BCLK = SDCLK = 8 to 120 MHz

VCC = VCC2 = VCC DCDC = VCC USB = VBATT = 3.0 to 3.6 V

Output load conditions: VOH = VCC × 0.5, VOL = VCC × 0.5, C = 15 pF

SDCLK: High-speed high drive output is selected in the port drive capability bit in the PmnPFS register.

Others: High drive output is selected in the port drive capability bit in the PmnPFS register.

Condition 3: When using the SDRAM area controller (SDRAMC) and CS area controller (CSC) simultaneously.

BCLK = SDCLK = 8 to 60 MHz

VCC = VCC2 = VCC DCDC = VCC USB = VBATT = 3.0 to 3.6 V

Output load conditions: VOH = VCC × 0.5, VOL = VCC × 0.5, C = 15 pF

EBCLK/SDCLK: High drive output is selected in the port drive capability bit in the PmnPFS register.

Others: Middle drive output is selected in the port drive capability bit in the PmnPFS register

Parameter		Symbol	Min	Max	Unit	Test conditions
Address delay	2.70V or above	t _{AD}	1.0	12.5	ns	Figure 2.28 to
	1.68V or above		1.0	12.5	ns	Figure 2.34
Byte control delay	2.70V or above	t _{BCD}	1.0	12.5	ns	1
	1.68V or above		1.0	12.5	ns	1
CS delay	2.70V or above	t _{CSD}	1.0	12.5	ns	1
	1.68V or above		1.0	12.5	ns	1
ALE delay time	2.70V or above	t _{ALED}	1.0	12.5	ns	1
	1.68V or above		1.0	12.5	ns	1
RD delay	2.70V or above	t _{RSD}	1.0	12.5	ns	1
	1.68V or above		1.0	12.5	ns	1
Read data setup	2.70V or above	t _{RDS}	12.5	_	ns	1
time	1.68V or above		20.5	_	ns	1
Read data hold	2.70V or above	t _{RDH}	0	_	ns	1
time	1.68V or above		0	_	ns	1
WR/WRn delay	2.70V or above	t _{WRD}	1.0	12.5	ns	1
	1.68V or above		1.0	12.5	ns	1
Write data delay	2.70V or above	t _{WDD}	1.0	12.5	ns	1
	1.68V or above		1.0	12.5	ns	1
Write data hold	2.70V or above	t _{WDH}	1.0	_	ns	1
time	1.68V or above		1.0	_	ns	1
WAIT setup time	2.70V or above	t _{WTS}	12.5	_	ns	1
	1.68V or above		20.5	_	ns	1
WAIT hold time	2.70V or above	t _{WTH}	0	_	ns	
	1.68V or above	1	0	_	ns	1

Table 2.37 Bus timing (2 of 2)

Condition 1: When using the CS area controller (CSC).

VCC = VCC DCDC = VCC USB = VBATT = 1.68 V to 3.6 V, VCC2 = 1.65 V to 3.6 V

BCLK = 8 to 120 MHz, EBCLK = 8 to 60 MHz (When VCC = VCC_USB = VBATT = 2.70 to 3.6 V)

BCLK = 8 to 60 MHz, EBCLK = 8 to 30 MHz (When VCC = VCC USB = VBATT = 1.68 to 3.6 V)

Output load conditions: VOH = VCC \times 0.5, VOL = VCC \times 0.5, C = 30 pF

EBCLK: High drive output is selected in the port drive capability bit in the PmnPFS register. Others: Middle drive output is selected in the port drive capability bit in the PmnPFS register.

Condition 2: When using the SDRAM area controller (SDRAMC).

BCLK = SDCLK = 8 to 120 MHz

VCC = VCC2 = VCC DCDC = VCC USB = VBATT = 3.0 to 3.6 V

Output load conditions: VOH = VCC × 0.5, VOL = VCC × 0.5, C = 15 pF

SDCLK: High-speed high drive output is selected in the port drive capability bit in the PmnPFS register.

Others: High drive output is selected in the port drive capability bit in the PmnPFS register.

Condition 3: When using the SDRAM area controller (SDRAMC) and CS area controller (CSC) simultaneously.

BCLK = SDCLK = 8 to 60 MHz

VCC = VCC2 = VCC_DCDC = VCC_USB = VBATT = 3.0 to 3.6 V

Output load conditions: VOH = VCC × 0.5, VOL = VCC × 0.5, C = 15 pF

EBCLK/SDCLK: High drive output is selected in the port drive capability bit in the PmnPFS register.

Others: Middle drive output is selected in the port drive capability bit in the PmnPFS register.

Parameter		Symbol	Min	Max	Unit	Test conditions
Address delay 2	Condition 2	t _{AD2}	0.8	6.8	ns	Figure 2.35 to
(SDRAM)	Condition 3		0.8	10.8		Figure 2.41
CS delay 2	Condition 2	t _{CSD2}	0.8	6.8	ns	
(SDRAM)	Condition 3		0.8	10.8		
DQM delay	Condition 2	t _{DQMD}	0.8	6.8	ns	
(SDRAM)	Condition 3		0.8	10.8		
CKE delay	Condition 2	t _{CKED}	0.8	6.8	ns	
(SDRAM)	Condition 3		0.8	10.8		
Read data setup	Condition 2	t _{RDS2}	2.9	_	ns	
time 2 (SDRAM)	Condition 3		6.9	_		
Read data hold	Condition 2	t _{RDH2}	1.5	_	ns	
time 2 (SDRAM)	Condition 3		1.5	_		
Write data delay 2	Condition 2	t _{WDD2}	_	6.8	ns	
(SDRAM)	Condition 3		_	10.8		
Write data hold	Condition 2	t _{WDH2}	0.8	_	ns	
time 2 (SDRAM)	Condition 3		0.8	_		
WE delay	Condition 2	t _{WED}	0.8	6.8	ns	
(SDRAM)	Condition 3		0.8	10.8		
RAS delay	Condition 2	t _{RASD}	0.8	6.8	ns	
(SDRAM) Condition 3 CAS delay Condition 2	Condition 3		0.8	10.8		
	Condition 2	t _{CASD}	0.8	6.8	ns	
(SDRAM)	Condition 3		0.8	10.8		




Figure 2.28 Address/data multiplexed bus read access timing




Figure 2.29 Address/data multiplexed bus write access timing




Figure 2.30 External bus timing for normal read cycle with bus clock synchronized




Figure 2.31 External bus timing for normal write cycle with bus clock synchronized




Figure 2.32 External bus timing for page read cycle with bus clock synchronized




Figure 2.33 External bus timing for page write cycle with bus clock synchronized




Figure 2.34 External bus timing for external wait control




Figure 2.35 SDRAM single read timing




Figure 2.36 SDRAM single write timing




Figure 2.37 SDRAM multiple read timing




Figure 2.38 SDRAM multiple write timing




Figure 2.39 SDRAM multiple read line stride timing




Figure 2.40 SDRAM mode register set timing




Figure 2.41 SDRAM self-refresh timing

2.3.7 I/O Ports, POEG, GPT, AGT, ULPT and ADC12 Trigger Timing

Table 2.38 I/O ports, POEG, GPT, AGT, ULPT and ADC12 trigger timing (1 of 3)

GPT Conditions:

Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

If GPT pins are specified across the VCC I/O and VCC2 I/O, characteristics below is guaranteed only when VCC = VCC2. AGT Conditions:

Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parameter		Symbol	Min	Max	Unit	Test conditions
I/O ports	Input data pulse width	t _{PRW}	5.5	_	t _{lcyc}	Figure 2.42
	EXCIN input frequency	t _{EXCIN}	_	36	kHz	
	RTCICn (n = 0 to 2) input pulse width	t _{RTCICW}	13.89	_	μs	Figure 2.43
POEG	POEG input trigger pulse width	t _{POEW}	3	_	t _{Pcyc}	Figure 2.44

Table 2.38 I/O ports, POEG, GPT, AGT, ULPT and ADC12 trigger timing (2 of 3)

GPT Conditions:

Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

If GPT pins are specified across the VCC I/O and VCC2 I/O, characteristics below is guaranteed only when VCC = VCC2.

AGT Conditions:

Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Paramete	r		Symbol	Min	Max	Unit	Test conditions	
GPT	Input capture pulse width	Single edge	t _{GTICW} *1	1.5	_	t _{PDcyc}	Figure 2.45	
	(Cycle)	Dual edge		2.5	_			
	Input capture pulse width	2.70V or above	t _{GTICW} *1	12.5	_	ns		
	(Time)	1.68V or above (VCC) 1.65V or above (VCC2)		25.0	_			
	GTIOCxY output skew	2.70V or above	t _{GTISK}	-	4	ns	Figure 2.46	
	(x = 0 to 7, Y = A or B)	1.68V or above (VCC) 1.65V or above (VCC2)		_	5			
	GTIOCxY output skew	2.70V or above		_	4			
	(x = 8 to 13, Y = A or B)	1.68V or above (VCC) 1.65V or above (VCC2)		_	5			
	GTIOCxY output skew (x = 0 to 13, Y = A or B)	2.70V or above		_	6			
		1.68V or above (VCC) 1.65V or above (VCC2)		_	7			
	OPS output skew	2.70V or above	t _{GTOSK}	_	5	ns	Figure 2.47	
	GTOUUP, GTOULO, GTOVUP, GTOVLO, GTOWUP, GTOWLO	1.68V or above (VCC) 1.65V or above (VCC2)		_	6			
AGT	AGTIO, AGTEE input cycle	2.70V or above	t _{ACYC} *2	100	_	ns	Figure 2.48	
		1.68V or above (VCC) 1.65V or above (VCC2)		100	_			
	AGTIO, AGTEE input high	2.70V or above	t _{ACKWH} , t _{ACKWL}	40	_	ns		
	width, low width AGTIO, AGTO, AGTOA,	1.68V or above (VCC) 1.65V or above (VCC2)		40	_			
		2.70V or above	t _{ACYC2}	62.5	_	ns		
	AGTOB output cycle	1.68V or above (VCC) 1.65V or above (VCC2)		62.5	_			

Table 2.38 I/O ports, POEG, GPT, AGT, ULPT and ADC12 trigger timing (3 of 3)

GPT Conditions:

Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

If GPT pins are specified across the VCC I/O and VCC2 I/O, characteristics below is guaranteed only when VCC = VCC2.

AGT Conditions:

Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parameter			Symbol	Min	Max	Unit	Test conditions
ULPT	ULPTEE, ULPTEVI input cycle	2.70V or above	t _{ULCYC} *3	32	-	ms	Figure 2.49
		1.68V or above (VCC) 1.65V or above (VCC2)		32	-		
	ULPTEE, ULPTVI input high	2.70V or above	t _{ULCKWH} , t _{ULCKWL}	12	-	ms	
	width, low width	1.68V or above (VCC) 1.65V or above (VCC2)	c) V or above		-		
	ULPTO, ULPTOA, ULPTOB	2.70V or above	t _{ULCYC2}	64	-	ms	1
	output cycle	1.68V or above (VCC) 1.65V or above (VCC2)		64	-		
ADC12	ADC12 trigger input pulse	2.70V or above	t _{TRGW}	1.5	_	t _{Pcyc}	Figure 2.50
	width	1.68V or above (VCC) 1.65V or above (VCC2)		3.0	_		

Note: t_{lcyc} : ICLK cycle, t_{Pcyc} : PCLKB cycle, t_{PDcyc} : PCLKD cycle, $t_{ULPTLCLK}$: ULPTLCLK cycle...

Note 1. For Cycle and Time, the longer time characteristics is applied.

Note 2. Constraints on input cycle:

When not switching the source clock: $t_{Pcyc} \times 2 < t_{ACYC}$ should be satisfied.

When switching the source clock: $t_{\text{Pcyc}} \times 6 < t_{\text{ACYC}}$ should be satisfied.

Note 3. Constraints on input cycle:

$$\begin{split} & \text{ULPTEVI: } t_{\text{Pcyc}} \times 2 < t_{\text{ULCYC}} \text{ should be satisfied.} \\ & \text{ULPTEE: } t_{\text{ULPTLCLK}} \times 2 < t_{\text{ULCYC}} \text{ should be satisfied.} \end{split}$$




Figure 2.42 I/O ports input timing




Figure 2.43 RTCICn input timing




Figure 2.44 POEG input trigger timing




Figure 2.45 GPT input capture timing




Figure 2.46 GPT output delay skew




Figure 2.47 GPT output delay skew for OPS




Figure 2.48 AGT input/output timing




Figure 2.49 ULPT input/output timing




Figure 2.50 ADC12 trigger input timing

CAC Timing 2.3.8

CAC timing **Table 2.39**

Parameter			Symbol	Min	Тур	Max	Unit	Test conditions
CAC	CACREF input pulse width	t _{PBcyc} ≤ t _{cac} *1	t _{CACREF}	$4.5 \times t_{cac} + 3 \times t_{PBcyc}$	_	_	ns	_
	Widti	t _{PBcyc} > t _{cac} *1		$5 \times t_{cac} + 6.5 \times t_{PBcyc}$	_	_	ns	

Note: t_{PBcyc} : PCLKB cycle.

Note 1. t_{cac} : CAC count clock source cycle.

2.3.9 **SCI Timing**

Table 2.40 SCI timing (Asynchronous mode)

Conditions: High drive output is selected in the Port Drive Capability bit in the PmnPFS register. If SCI pins are specified across the VCC I/O and VCC2 I/O, characteristics below is guaranteed only when VCC = VCC2.

Parameter	VCC/VCC2	Symbol	Min	Max	Unit	Note
Input clock cycle	1.68 V or above (VCC) 1.65 V or above (VCC2)	t _{Scyc}	4.0	_	t _{Tcyc}	Figure 2.51
Input clock pulse width	1.68 V or above (VCC) 1.65 V or above (VCC2)	tsckw	0.4	_	tscyc	
Input clock rise time	1.68 V or above (VCC) 1.65 V or above (VCC2)	t _{SCKr}	_	0.1*1	t _{Scyc}	
Input clock fall time	1.68 V or above (VCC) 1.65 V or above (VCC2)	t _{SCKf}	_	0.1*1	t _{Scyc}	
Output clock cycle	1.68 V or above (VCC) 1.65 V or above (VCC2)	t _{Scyc}	6.0	_	t _{Tcyc}	
Output clock pulse width	1.68 V or above (VCC) 1.65 V or above (VCC2)	t _{SCKW}	0.4	_	tscyc	
Output clock rise time	2.70 V or above	t _{SCKr}	_	3.3	ns	
	1.68 V or above (VCC) 1.65 V or above (VCC2)		_	6.6		
Output clock fall time	2.70 V or above	tsckf	_	3.3	ns	
	1.68 V or above (VCC) 1.65 V or above (VCC2)		_	6.6		

Note: tT_{cyc} : TCLK cycle. Note 1. 1 µs at the longest




Figure 2.51 SCK clock input/output timing

Table 2.41 SCI timing (Simple SPI) (1 of 3)

Conditions: High drive output is selected in the Port Drive Capability bit in the PmnPFS register.

If SCI pins are specified across the VCC I/O and VCC2 I/O, characteristics below is guaranteed only when VCC = VCC2.

Parameter		High Speed/ Default	VCC/VCC2	Symbol	Min	Max	Unit	Note
SCK clock	Master	_	2.70 V or above	t _{SPcyc}	2.0	65536	t _{Tcyc}	Figure 2.52
cycle output			1.68 V or above (VCC) 1.65 V or above (VCC2)		4.0	65536		
SCK clock	Slave	_	2.70 V or above		2.0	65536		
cycle input			1.68 V or above (VCC) 1.65 V or above (VCC2)		4.0	65536		
SCK clock	Master	_	1.68 V or above (VCC)	tspckwh	0.4	_	t _{SPcyc}	
high pulse width	Slave	_	1.65 V or above (VCC2)					
SCK clock	Master	_	1.68 V or above (VCC)	t _{SPCKWL}	0.4	_	t _{SPcyc}	
low pulse width	Slave	_	1.65 V or above (VCC2)					
SCK clock	Output	_	2.70 V or above	t _{SPCKr} ,	_	3.3	ns	
rise and fall time			1.68 V or above (VCC) 1.65 V or above (VCC2)	SPCKf	_	6.6		
	Input	_	2.70 V or above		_	0.1*3	t _{SPcyc}	
			1.68 V or above (VCC) 1.65 V or above (VCC2)		_	0.1*3		
Data input setup time	Master	High Speed*1	2.70 V or above	t _{SU}	14.9 - (AST[2:0] settings)	_	ns	Figure 2.53, Figure 2.54
			1.68 V or above (VCC) 1.65 V or above (VCC2)		23.1 - (AST[2:0] settings)	_		
		Default*2	2.70 V or above		16.2 - (AST[2:0] settings)	_		
			1.68 V or above (VCC) 1.65 V or above (VCC2)		23.8 - (AST[2:0] settings)	_		
	Slave	Default*2	2.70 V or above		2.5	_		
			1.68 V or above (VCC) 1.65 V or above (VCC2)		4.5	_		

SCI timing (Simple SPI) (2 of 3) **Table 2.41**

Conditions: High drive output is selected in the Port Drive Capability bit in the PmnPFS register.

If SCI pins are specified across the VCC I/O and VCC2 I/O, characteristics below is guaranteed only when VCC = VCC2.

Parameter		High Speed/ Default	VCC/VCC2	Symbol	Min	Max	Unit	Note
Data input hold time	Master	High Speed*1	2.70 V or above	t _H	-3.2 + (AST[2:0] settings)	_	ns	Figure 2.53, Figure 2.54
			1.68 V or above (VCC) 1.65 V or above (VCC2)		-3.2 + (AST[2:0] settings)	_		
		Default*2	2.70 V or above		-3.2 + (AST[2:0] settings)	_		
			1.68 V or above (VCC) 1.65 V or above (VCC2)		-3.2 + (AST[2:0] settings)	_		
	Slave	Default*2	2.70 V or above		2.5	_		
			1.68 V or above (VCC) 1.65 V or above (VCC2)		4.5	_		
Data	Master	High	2.70 V or above	t _{OD}	_	3.0	ns	Figure 2.53,
output delay		Speed*1	1.68 V or above (VCC) 1.65 V or above (VCC2)		_	4.5		Figure 2.54
		Default*2	2.70 V or above		_	3.5		
			1.68 V or above (VCC) 1.65 V or above (VCC2)		_	5.5		
	Slave	High	2.70 V or above		_	15.0		
		Speed*1	1.68 V or above (VCC) 1.65 V or above (VCC2)		_	23.0		
		Default*2	2.70 V or above		_	21.0		
			1.68 V or above (VCC) 1.65 V or above (VCC2)		_	29.0		
Data	Master	High	2.70 V or above	t _{OH}	-3.0	_	ns	Figure 2.53,
output hold time		Speed*1	1.68 V or above (VCC) 1.65 V or above (VCC2)		-4.5	_		Figure 2.54
		Default*2	2.70 V or above		-3.5	_		
			1.68 V or above (VCC) 1.65 V or above (VCC2)		-5.5	_		
	Slave	Default*2	2.70 V or above		0.0	_		
			1.68 V or above (VCC) 1.65 V or above (VCC2)		0.0	_		
Data rise and fall	Output	_	2.70 V or above	t _{Dr} , t _{Df}	_	3.3	ns	
time			1.68 V or above (VCC) 1.65 V or above (VCC2)		_	6.6		
	Input	_	2.70 V or above		_	1.0	μs	
			1.68 V or above (VCC) 1.65 V or above (VCC2)		_	1.0		
SS input se	etup time		1.68 V or above (VCC) 1.65 V or above (VCC2)	t _{LEAD}	1.0	_	t _{SPcyc}	Figure 2.55, Figure 2.56
SS input h	old time	_	1.68 V or above (VCC) 1.65 V or above (VCC2)	t _{LAG}	1.0	_	t _{SPcyc}	
SS input ris	se and fall	_	1.68 V or above (VCC) 1.65 V or above (VCC2)	t _{SSLr} , t _{SSLf}	_	1.0	μs	_

Table 2.41 SCI timing (Simple SPI) (3 of 3)

Conditions: High drive output is selected in the Port Drive Capability bit in the PmnPFS register.

If SCI pins are specified across the VCC I/O and VCC2 I/O, characteristics below is guaranteed only when VCC = VCC2.

Parameter	High Speed/ Default	VCC/VCC2	Symbol	Min	Max	Unit	Note
Slave access time	_	2.70 V or above	t _{SA}	_	3 × t _{Tcyc} + 25	ns	Figure 2.55, Figure 2.56
		1.68 V or above (VCC) 1.65 V or above (VCC2)		_	3 × t _{Tcyc} + 32		
Slave output release time	_	2.70 V or above	t _{REL}	_	3 × t _{Tcyc} + 25	ns	
		1.68 V or above (VCC) 1.65 V or above (VCC2)		_	3 × t _{Tcyc} + 32		

Note: t_{Tcyc} : TCLK cycle.

Note 1. Must use pins that have a letter appended to their name, for instance _A, _B, _C, to indicate group membership. SCI0, SCI1, SCI2, SCI3 and SCI9 are instance _A, SCI4 is instance _B.

Note 2. All pins of group membership can be used.

Note 3. 1 µs at the longest

Table 2.42 SCI timing (Clock synchronous mode) (1 of 4)

Conditions: High drive output is selected in the Port Drive Capability bit in the PmnPFS register.

If SCI pins are specified across the VCC I/O and VCC2 I/O, characteristics below is guaranteed only when VCC = VCC2.

Parameter		High Speed/ Default	VCC/VCC2	Symbol	Min	Max	Unit	Note
SCK clock cycle output	Master	_	2.70 V or above	t _{Scyc}	2.0		t _{Tcyc}	
			1.68 V or above (VCC) 1.65 V or above (VCC2)		4.0			
SCK clock cycle input	Slave	_	2.70 V or above		2.0	_		
			1.68 V or above (VCC) 1.65 V or above (VCC2)		4.0	_		
SCK clock high pulse width	Master	_	2.70 V or above	t _{SCKWH}	0.4	_	t _{Scyc}	
	Slave		1.68 V or above (VCC) 1.65 V or above (VCC2)					
SCK clock low pulse width	Master	_	2.70 V or above	t _{SCKWL}	0.4	_	t _{Scyc}	
	Slave		1.68 V or above (VCC) 1.65 V or above (VCC2)					

SCI timing (Clock synchronous mode) (2 of 4) **Table 2.42**

Conditions: High drive output is selected in the Port Drive Capability bit in the PmnPFS register.

If SCI pins are specified across the VCC I/O and VCC2 I/O, characteristics below is guaranteed only when VCC = VCC2.

Parameter		High Speed/ Default	VCC/VCC2	Symbol	Min	Max	Unit	Note
SCK clock rise and fall time	Output	_	2.70 V or above	t _{SCKr} , _{SCKf}	_	3.3	ns	
			1.68 V or above (VCC) 1.65 V or above (VCC2)		_	6.6		
	Input	_	1.68 V or above (VCC) 1.65 V or above (VCC2)		_	0.1 ^{*3}	t _{Scyc}	
Data input setup time	Master	High Speed*1	2.70 V or above	t _{SU}	15.1 - (AST[2:0] settings)	_	ns	
			1.68 V or above (VCC) 1.65 V or above (VCC2)		23.2 - (AST[2:0] settings)	_		
		Default*2	2.70 V or above		16.5 - (AST[2:0] settings)	_		
			1.68 V or above (VCC) 1.65 V or above (VCC2)		24.2 - (AST[2:0] settings)	_		
	Slave	Default*2	2.70 V or above		3.3	_		
			1.68 V or above (VCC) 1.65 V or above (VCC2)		5.3	_		
Data input hold time	Master	High Speed*1	2.70 V or above	t _H	-3.3 + (AST[2:0] settings)	_	ns	
			1.68 V or above (VCC) 1.65 V or above (VCC2)		-3.3 + (AST[2:0] settings)	_		
		Default*2	2.70 V or above		-3.2 + (AST[2:0] settings)	_		
			1.68 V or above (VCC) 1.65 V or above (VCC2)		-3.2 + (AST[2:0] settings)	_		
	Slave	Default*2	2.70 V or above		3.0	_		
			1.68 V or above (VCC) 1.65 V or above (VCC2)		5.0	_		

SCI timing (Clock synchronous mode) (3 of 4) **Table 2.42**

Conditions: High drive output is selected in the Port Drive Capability bit in the PmnPFS register. If SCI pins are specified across the VCC I/O and VCC2 I/O, characteristics below is guaranteed only when VCC = VCC2.

Parameter	Parameter		VCC/VCC2	Symbol	Min	Max	Unit	Note
Data output delay	Master	High Speed*1	2.70 V or above	t _{OD}	_	5.0	ns	
			1.68 V or above (VCC) 1.65 V or above (VCC2)		_	5.0		
		Default*2	2.70 V or above		_	7.3		
			1.68 V or above (VCC) 1.65 V or above (VCC2)		_	7.3		
	Slave	High Speed*1	2.70 V or above		_	15.0		
		·	1.68 V or above (VCC) 1.65 V or above (VCC2)		_	23.0		
		Default*2	2.70 V or above		_	21.0		
			1.68 V or above (VCC) 1.65 V or above (VCC2)		_	29.0		
Data output hold time	Master	High Speed*1	2.70 V or above	t _{OH}	-5.0	_	ns	
			1.68 V or above (VCC) 1.65 V or above (VCC2)		-5.0	_		
		Default*2	2.70 V or above		-7.3	_		
			1.68 V or above (VCC) 1.65 V or above (VCC2)		-7.3	_		
	Slave	High Speed ^{*1}	2.70 V or above		0	_]	
			1.68 V or above (VCC) 1.65 V or above (VCC2)		0	_		
		Default*2	2.70 V or above		0	_		
			1.68 V or above (VCC) 1.65 V or above (VCC2)		0	_		

Table 2.42 SCI timing (Clock synchronous mode) (4 of 4)

Conditions: High drive output is selected in the Port Drive Capability bit in the PmnPFS register.

If SCI pins are specified across the VCC I/O and VCC2 I/O, characteristics below is guaranteed only when VCC = VCC2.

Parameter		High Speed/ Default	VCC/VCC2	Symbol	Min	Max	Unit	Note
Data rise and fall time	Output	_	2.70 V or above	t _{Dr} , t _{Df}	_	3.3	ns	
		_	1.68 V or above (VCC) 1.65 V or above (VCC2)		_	6.6		
	Input	_	1.68 V or above (VCC) 1.65 V or above (VCC2)		_	1.0	μs	

Note: t_{Tcyc} : TCLK cycle.

Note 1. Must use pins that have a letter appended to their name, for instance _A, _B, _C, to indicate group membership. SCI0, SCI1, SCI2, SCI3 and SCI9 are instance _A, SCI4 is instance _B.

Note 2. All pins of group membership can be used.

Note 3. 1 µs at the longest




Figure 2.52 SCI simple SPI mode clock timing




Figure 2.53 SCI simple SPI mode timing for master when CPHA = 0




Figure 2.54 SCI simple SPI mode timing for master when CPHA = 1




Figure 2.55 SCI simple SPI mode timing for slave when CPHA = 0




Figure 2.56 SCI simple SPI mode timing for slave when CPHA = 1

Table 2.43 SCI timing (Simple IIC mode)

Conditions: Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

VCC: 1.68V or above, VCC2: 1.65V or above

If SCI pins are specified across the VCC I/O and VCC2 I/O, characteristics below is guaranteed only when VCC = VCC2.

Parameter		Symbol	Min	Max	Unit	Note
Simple IIC	SCL, SDA input rise time	t _{Sr}	_	1000	ns	
(Standard mode)	SCL, SDA input fall time	t _{Sf}	_	300	ns	
	SCL, SDA input spike pulse removal time	t _{SP}	0	4 × t _{Tcyc}	ns	
	Data input setup time	t _{SDAS}	250	_	ns	
	Data input hold time	t _{SDAH}	0	_	ns	
	SCL, SDA capacitive load	C _b *1	_	400	pF	
Simple IIC (Fast	SCL, SDA input rise time	t _{Sr}	_	300	ns	
mode)	SCL, SDA input fall time	t _{Sf}	_	300	ns	
	SCL, SDA input spike pulse removal time	t _{SP}	0	4 × t _{Tcyc}	ns	
	Data input setup time	t _{SDAS}	100	_	ns	
	Data input hold time	t _{SDAH}	0	_	ns	
	SCL, SDA capacitive load	C _b *1	_	400	pF	

Note: t_{Tcyc} : TCLK cycle.

Note 1. C_b indicates the total capacity of the bus line.




Figure 2.57 SCI simple IIC mode timing

2.3.10 SPI Timing

Table 2.44 SPI timing (1 of 4)

- 1. High drive output is selected in the Port Drive Capability bit in the PmnPFS register.
- 2. Use pins that have a letter appended to their names, for instance "_A" or "_B" to indicate group membership.
- 3. Load capacitance C = 15pF is applied to the VCC/VCC2 condition "3.00 V or above".

Parameter		VCC/VCC2	Symbol	Min	Max	Unit	Note
RSPCK clock	Master	3.00 V or above	t _{SPcyc}	2.0	4096	t _{Tcyc}	Figure 2.58
cycle		2.70 V or above		2.0	4096		
		1.68 V or above (VCC) 1.65 V or above (VCC2)		4.0	4096		
	Slave	3.00 V or above		2.0	_		
		2.70 V or above		2.0	_		
		1.68 V or above (VCC) 1.65 V or above (VCC2)		4.0	_		
RSPCK clock high pulse width	Master	1.68 V or above (VCC) 1.65 V or above (VCC2)	t _{SPCKWH}	(t _{SPcyc} - t _{SPCKr} - t _{SPCKf}) / 2 - 3	_	ns	
	Slave	1.68 V or above (VCC) 1.65 V or above (VCC2)		0.4	_	t _{SPcyc}	
RSPCK clock low pulse width	Master	1.68 V or above (VCC) 1.65 V or above (VCC2)	t _{SPCKWL}	(t _{SPcyc} - t _{SPCKr} - t _{SPCKf}) / 2 - 3	_	ns	
	Slave	1.68 V or above (VCC) 1.65 V or above (VCC2)		0.4	_	t _{SPcyc}	
RSPCK clock	Output	3.00 V or above	t _{SPCKr} , t _{SPCKf}	_	1.66	ns	
rise and fall time		2.70 V or above		_	3.30		
		1.68 V or above (VCC) 1.65 V or above (VCC2)		_	6.60		
	Input	3.00 V or above		_	0.1*1	t _{SPcyc}	
		2.70 V or above		_	0.1*1		
		1.68 V or above (VCC) 1.65 V or above (VCC2)		_	0.1*1		

Table 2.44 SPI timing (2 of 4)

- 1. High drive output is selected in the Port Drive Capability bit in the PmnPFS register.
- 2. Use pins that have a letter appended to their names, for instance "_A" or "_B" to indicate group membership.
- 3. Load capacitance C = 15pF is applied to the VCC/VCC2 condition "3.00 V or above".

Parameter		VCC/VCC2	Symbol	Min	Max	Unit	Note
Data input	Master	3.00 V or above	t _{SU}	-2.5	_	ns	Figure 2.59,
setup time		2.70 V or above		0.0	_		Figure 2.60
		1.68 V or above (VCC) 1.65 V or above (VCC2)		0.0	_		
	Slave	3.00 V or above		2.5	_		
		2.70 V or above		2.5	_		
		1.68 V or above (VCC) 1.65 V or above (VCC2)		2.5	_		
Data input hold	Master	3.00 V or above	t _H	7.5	_	ns	
time		2.70 V or above		7.5	_		
		1.68 V or above (VCC) 1.65 V or above (VCC2)		9.5	_		
	Slave	3.00 V or above		2.5	_		
		2.70 V or above		2.5	_		
		1.68 V or above (VCC) 1.65 V or above (VCC2)		5.5	_		
SSL setup time	Master	3.00 V or above	t _{LEAD}	1 × t _{SPcyc} - 10	8 × t _{SPcyc} + 10	ns	
		2.70 V or above		1 × t _{SPcyc} - 10	8 × t _{SPcyc} + 10		
		1.68 V or above (VCC) 1.65 V or above (VCC2)		1 × t _{SPcyc} - 10	8 × t _{SPcyc} + 10		
	Slave	3.00 V or above		4.0	_	t _{Tcyc}	
		2.70 V or above		4.0	_		
		1.68 V or above (VCC) 1.65 V or above (VCC2)		4.0	_		
SSL hold time	Master	3.00 V or above	t _{LAG}	1 × t _{SPcyc} - 10	8 × t _{SPcyc} + 10	ns	
		2.70 V or above		1 × t _{SPcyc} - 10	8 × t _{SPcyc} + 10	1	
		1.68 V or above (VCC) 1.65 V or above (VCC2)		1 × t _{SPcyc} - 10	8 × t _{SPcyc} + 10		
	Slave	3.00 V or above		4.0	_	t _{Tcyc}	1
		2.70 V or above		4.0	_	1	
		1.68 V or above (VCC) 1.65 V or above (VCC2)		4.0	_		

Table 2.44 SPI timing (3 of 4)

- 1. High drive output is selected in the Port Drive Capability bit in the PmnPFS register.
- 2. Use pins that have a letter appended to their names, for instance "_A" or "_B" to indicate group membership.
- 3. Load capacitance C = 15pF is applied to the VCC/VCC2 condition "3.00 V or above".

Parameter		VCC/VCC2	Symbol	Min	Max	Unit	Note
TI SSP SS	Slave	3.00 V or above	t _{TISS}	2.5	<u> </u>	ns	Figure 2.64
input setup time		2.70 V or above		2.5	_		
		1.68 V or above (VCC) 1.65 V or above (VCC2)		2.5	_		
TI SSP SS	Slave	3.00 V or above	t _{TISH}	2.5	-	ns	
input hold time		2.70 V or above		2.5	-		
		1.68 V or above (VCC) 1.65 V or above (VCC2)		5.5	_		
TI SSP next- access time	Slave	3.00 V or above	t _{TIND}	$2 \times t_{Tcyc} + SLNDL \times t_{Tcyc}$	-	ns	
		2.70 V or above		2 × t _{Tcyc} + SLNDL × t _{Tcyc}			
		1.68 V or above (VCC) 1.65 V or above (VCC2)		2 × t _{Tcyc} + SLNDL × t _{Tcyc}	_		
TI SSP master	Master	3.00 V or above	t _{TISSOD}	_	4.0	ns	Figure 2.61
SS output delay		2.70 V or above		_	8.0		
·		1.68 V or above (VCC) 1.65 V or above (VCC2)		_	8.0		
Data output	Master	3.00 V or above	t _{OD1}	_	2.5	ns	Figure 2.59, Figure 2.60
delay time		2.70 V or above		_	2.5		
		1.68 V or above (VCC) 1.65 V or above (VCC2)		_	4.5		
		3.00 V or above	t _{OD2}	_	2.0		
		2.70 V or above		_	3.0		
		1.68 V or above (VCC) 1.65 V or above (VCC2)		_	6.0		
	Slave	3.00 V or above	t _{OD}	_	12.5		
		2.70 V or above		_	16.0		
		1.68 V or above (VCC) 1.65 V or above (VCC2)		_	24.0		
Data output	Master	3.00 V or above	t _{OH}	-2.5	_	ns	Figure 2.59,
hold time		2.70 V or above		-2.5			Figure 2.60
		1.68 V or above (VCC) 1.65 V or above (VCC2)		-4.5	_		
	Slave	3.00 V or above		0.0	-		
		2.70 V or above		0.0			
		1.68 V or above (VCC) 1.65 V or above (VCC2)		0.0	_		

Table 2.44 SPI timing (4 of 4)

- 1. High drive output is selected in the Port Drive Capability bit in the PmnPFS register.
- 2. Use pins that have a letter appended to their names, for instance "_A" or "_B" to indicate group membership.
- 3. Load capacitance C = 15pF is applied to the VCC/VCC2 condition "3.00 V or above".

Parameter		VCC/VCC2	Symbol	Min	Max	Unit	Note
Successive transmission delay time	Master	3.00 V or above	t _{TD}	t _{SPcyc} + 2 × t _{Tcyc}	8 × t _{SPcyc} + 2 × t _{Tcyc}	ns	Figure 2.59, Figure 2.60
delay liftle		2.70 V or above		t _{SPcyc} + 2 × t _{Tcyc}	8 × t _{SPcyc} + 2 × t _{Tcyc}		
		1.68 V or above (VCC) 1.65 V or above (VCC2)		t _{SPcyc} + 2 × t _{Tcyc}	8 × t _{SPcyc} + 2 × t _{Tcyc}		
	Slave	3.00 V or above		t _{Tcyc}		ns	
		2.70 V or above		t _{Tcyc}	_		
		1.68 V or above (VCC) 1.65 V or above (VCC2)		t _{Tcyc}	_		
MOSI and	Output	3.00 V or above	t _{Dr} , t _{Df}	_	1.66	ns	Figure 2.59,
MISO rise and fall time		2.70 V or above		_	3.30		Figure 2.60
		1.68 V or above (VCC) 1.65 V or above (VCC2)		_	6.60		
	Input	3.00 V or above		_	1.0	μs	
		2.70 V or above		_	1.0		
		1.68 V or above (VCC) 1.65 V or above (VCC2)		_	1.0		
SSL rise and	Output	3.00- V or above	t _{SSLr} , t _{SSLf}	_	1.66		Figure 2.59,
fall time		2.70 V or above		_	3.30		Figure 2.60
		1.68 V or above (VCC) 1.65 V or above (VCC2)		_	6.60		
	Input	3.00 V or above		_	1.0	μs	
		2.70 V or above		_	1.0		
		1.68 V or above (VCC) 1.65 V or above (VCC2)		_	1.0		
Slave access	Slave	3.00 V or above	t _{SA}	_	20.0	ns	Figure 2.62,
time		2.70 V or above		_	20.0		Figure 2.63
		1.68 V or above (VCC) 1.65 V or above (VCC2)		_	25.0		
Slave output	Slave	3.00 V or above	t _{REL}		20.0	ns	
release time		2.70 V or above			20.0		
		1.68 V or above (VCC) 1.65 V or above (VCC2)		_	25.0		

Note 1. 1 µs at the longest




Figure 2.58 SPI clock timing




Figure 2.59 SPI timing for Motorola SPI master when CPHA = 0




Figure 2.60 SPI timing for Motorola SPI master when CPHA = 1




Figure 2.61 SPI timing for TI SSP master




Figure 2.62 SPI timing for Motorola SPI slave when CPHA = 0




Figure 2.63 SPI timing for Motorola SPI slave when CPHA = 1




Figure 2.64 SPI timing for TI SSP slave when transmit with delay between frames




Figure 2.65 SPI timing for TI SSP slave when transmit with no delay between frames

2.3.11 OSPI Timing

Table 2.45 OSPI timing (1 of 2)

Conditions:

High-speed high drive output is selected in the port drive capability bit in the PmnPFS register for the following pins: OM_SCLK, OM_SCLKN, OM_SIO7-0, OM_DQS.

High drive output is selected in the port drive capability bit in the PmnPFS register for the following pins: OM_CS0, OM_CS1. Load capacitance C = 20 pF

Item		Symbol	VCC/VCC2	Min	Max	Unit	Note
Cycle time	SDR without	t _{PERIOD}	2.70 V or above	20	_	ns	Figure 2.66
	OM_DQS		1.65 V to 2.00 V	20	_		
	SDR with	t _{PERIOD}	2.70 V or above	10	_	ns	
	OM_DQS/DDR		1.65 V to 2.00 V	10	_		
Clock output slew	rate	t _{SRck}	2.70 V or above	0.56	_	V/ns	
			1.65 V to 2.00 V	0.56	_		
Clock Duty cycle-o	listortion	t _{CKDCD}	2.70 V or above	0	0.5	ns	
			1.65 V to 2.00 V	0	0.5		
Clock Minimum Pu	ılse width	t _{CKMPW}	2.70 V or above	4.5	_	ns	
			1.65 V to 2.00 V	4.5	_		
Differential clock o	rossing volate	V _{ox} (AC)	2.70 V or above	0.4 × VCC2	0.6 × VCC2	V	
			1.65 V to 2.00 V	0.4 × VCC2	0.6 × VCC2		
DS Duty cycle dist	ortion	t _{DSDCD}	2.70 V or above	0	0.4	ns	
			1.65 V to 2.00 V	0	0.4		
DS Minimum Puls	e width	t _{DSMPW}	2.70 V or above	4.1	_	ns	
			1.65 V to 2.00 V	4.1	_		
Data input/output	slew rate	t _{SR}	2.70 V or above	1.03	_	ns	
			1.65 V to 2.00 V	0.56	_		
Data input setup	SDR without	t _{SU}	2.70 V or above	8.0	_	ns	Figure 2.67
time (to OM_SCLK/ OM_SCLKN)	OM_DQS		1.65 V to 2.00 V	12.5	_		
Data input hold		t _H	2.70 V or above	0.5	_	ns	
time (to OM_SCLK/ OM_SCLKN)			1.65 V to 2.00 V	0.5	_		
Data output delay	ata output delay		2.70 V or above	_	4.0	ns	
Data output hold			1.65 V to 2.00 V	_	4.0		
		t _{OH}	2.70 V or above	-2.0	_	ns	
time			1.65 V to 2.00 V	-2.0	_		
Data output buffer		t _{BOFF}	2.70 V or above	-2.0	_	ns	
off time			1.65 V to 2.00 V	-2.0	_		

Table 2.45 OSPI timing (2 of 2)

Conditions:

High-speed high drive output is selected in the port drive capability bit in the PmnPFS register for the following pins: OM_SCLK, OM_SCLKN, OM_SIO7-0, OM_DQS.

High drive output is selected in the port drive capability bit in the PmnPFS register for the following pins: OM_CS0, OM_CS1.

Load capacitance C = 20 pF

Item		Symbol	VCC/VCC2	Min	Max	Unit	Note
Data input setup time (to	SDR with OM_DQS/DDR	t _{SU}	2.70 V or above 1.65 V to 2.00 V	-0.9 -0.9		ns	Figure 2.68, Figure 2.69
OM_DQS)							
Data input hold time (to		t _H	2.70 V or above	3.2		ns	
OM_DQS)			1.65 V to 2.00 V	3.2	_		
Data output setup		tsuo*2	2.70 V or above	1.1	_	ns	
time			1.65 V to 2.00 V	1.1	_		
Data output hold		t _{HO}	2.70 V or above	1.1	_	ns	
time			1.65 V to 2.00 V	1.1	_		
Data output buffer		t _{BOFF}	2.70 V or above	1.1	_	ns	
off time			1.65 V to 2.00 V	1.1	_		
Clock Low to CS Lo	ow	t _{CKLCSL}	2.70 V or above	8	_	ns	Figure 2.67,
			1.65 V to 2.00 V	8	_		Figure 2.68, Figure 2.69
CS Low to Clock H	igh	t _{CSLCKH} *3	2.70 V or above	8	_	ns	
			1.65 V to 2.00 V	8	_		
Cock Low to CS Hi	gh	t _{CKLCSH}	2.70 V or above	8	_	ns	
			1.65 V to 2.00 V	8	_		
CS High to Clock F	ligh	tcshckh	2.70 V or above	8	_	ns	
			1.65 V to 2.00 V	8	_		
DS Low output to C	S High	t _{DSLCSH}	2.70 V or above	0.8 × t _{PERIOD}	_	ns	Figure 2.70
			1.65 V to 2.00 V	0.8 × t _{PERIOD}	_		
CS High to DS Tri-	State	t _{CSHDST}	2.70 V or above	<u> </u>	t _{PERIOD}	ns	
CS Low to DS Low input*1			1.65 V to 2.00V	_	t _{PERIOD}		
		t _{CSLDSL}	2.70 V or above	0	18.5	ns	
			1.65 V to 2.00 V	0	12.5		
DS Tri-State to CS	Low	t _{DSTCSL}	2.70 V or above	0	_	ns	
			1.65 V to 2.00 V	0	_		

Note 1. This restriction does not need to be met when using the JESD251 Profile 1.0 memory with an external pull-down attached to the OM_DQS pin.

Note 2. Condition: COMCFG.OEASTEX = 1 Note 3. Condition: LIOCFGCSx.CSASTEX = 1




Figure 2.66 OSPI clock / DS timing




Figure 2.67 SDR transmit/receive timing (1S-1S-1S, 1S-2S-2S, 2S-2S-2S, 1S-4S-4S, 4S-4S-4S)




Figure 2.68 DDR transmit/receive timing (4S-4D-4D, 8D-8D-8D)




Figure 2.69 DDR transmit/receive timing (HyperRAM write)




Figure 2.70 DS to CS signal timing

IIC Timing 2.3.12

Table 2.46 IIC timing (1) (1 of 2)

(1) Conditions: Middle drive output is selected when VCC is 2.70 V or above, High drive output is selected when VCC is 1.68 to 1.95 V in the port drive capability bit in the PmnPFS register for the following pins: SDA0_B, SCL0_B, SDA1_B, SCL1_B

(2) The following pins do not require setting: SCL0_A, SDA0_A. SCL1_A, SDA1_A
(3) Use pins that have a letter appended to their names, for instance "_A" or "_B", to indicate group membership.
For the IIC interface, the AC portion of the electrical characteristics is measured for each group.

Parameter		Symbol	vcc	Min	Max	Unit	Test conditions
IIC	SCL input cycle time	t _{SCL}	2.70 V or above	6 (12) × t _{IICcyc} + 1300	_	ns	Figure 2.71
(Standard mode, SMBus)			1.68 to 1.95 V				
ICFER.FMPE = 0 when VCC is	SCL input high pulse	t _{SCLH}	2.70 V or above	3 (6) × t _{IICcyc} + 300	_	ns	1
2.70 V or above,	width		1.68 to 1.95 V				
ICFER.FMPE = 1 when VCC is	SCL input low pulse	t _{SCLL}	2.70 V or above	3 (6) × t _{IICcyc} + 300	_	ns	1
1.68 to 1.95 V	width		1.68 to 1.95 V				
	SCL, SDA rise time	t _{Sr}	2.70 V or above	_	1000	ns	
			1.68 to 1.95 V				
	SCL, SDA fall time	t _{Sf}	2.70 V or above	_	300	ns	
			1.68 to 1.95 V				
	SCL, SDA input spike	t _{SP}	2.70 V or above	0	1 (4) × t _{IICcyc}	ns	1
	pulse removal time		1.68 to 1.95 V				
	SDA input bus free time	t _{BUF}	2.70 V or above	3 (6) × t _{IICcyc} + 300	_	ns	1
	when wakeup function is disabled		1.68 to 1.95 V				
	SDA input bus free time	t _{BUF}	2.70 V or above	3 (6) × t _{IICcyc} + 4 ×	_	ns	
	when wakeup function is enabled		1.68 to 1.95 V	t _{Pcyc} + 300			
	START condition input	t _{STAH}	2.70 V or above	t _{IICcyc} + 300	_		
	hold time when wakeup function is disabled		1.68 to 1.95 V				
	START condition input	t _{STAH}	2.70 V or above	1 (5) × t _{IICcyc} + t _{Pcyc}	_	ns	
	hold time when wakeup function is enabled		1.68 to 1.95 V	+ 300			
	Repeated START	t _{STAS}	2.70 V or above	1000	_	ns	1
	condition input setup time		1.68 to 1.95 V				
	STOP condition input	t _{STOS}	2.70 V or above	1000	_	ns	
	setup time		1.68 to 1.95 V				
	Data input setup time	t _{SDAS}	2.70 V or above	t _{IICcyc} + 50	_	ns	1
			1.68 to 1.95 V	1			
	Data input hold time	t _{SDAH}	2.70 V or above	0	_	ns	
			1.68 to 1.95 V				
	SCL, SDA capacitive	C _b	2.70 V or above	_	400	pF	
	load		1.68 to 1.95 V				

Table 2.46 IIC timing (1) (2 of 2)

(1) Conditions: Middle drive output is selected when VCC is 2.70 V or above, High drive output is selected when VCC is 1.68 to 1.95 V in the port drive capability bit in the PmnPFS register for the following pins: SDA0_B, SCL0_B, SDA1_B, SCL1_B

(2) The following pins do not require setting: SCL0_A, SDA0_A. SCL1_A, SDA1_A

(3) Use pins that have a letter appended to their names, for instance "A" or "B", to indicate group membership.

For the IIC interface, the AC portion of the electrical characteristics is measured for each group.

Parameter		Symbol	vcc	Min	Max	Unit	Test conditions
IIC	SCL input cycle time	t _{SCL}	2.70 V or above	6 (12) × t _{IICcyc} + 600	_	ns	Figure 2.71
Fast mode) CFER.FMPE = 0			1.68 to 1.95 V				
when VCC is 2.70 V or above,	SCL input high pulse	t _{SCLH}	2.70 V or above	3 (6) × t _{IICcyc} + 300	_	ns	
CFER.FMPE = 1	width		1.68 to 1.95 V				
when VCC is 1.68 to 1.95 V	SCL input low pulse	t _{SCLL}	2.70 V or above	3 (6) × t _{IICcyc} + 300	_	ns	
	width		1.68 to 1.95 V				
	SCL, SDA rise time	t _{Sr}	2.70 V or above	20	300	ns	
			1.68 to 1.95 V				
	SCL, SDA fall time	t _{Sf}	2.70 V or above	20 × (external pullup	300	ns	
			1.68 to 1.95 V	voltage/5.5 V)*1			
	SCL, SDA input spike	t _{SP}	2.70 V or above	0	1 (4) × t _{IICcyc}	ns	
	pulse removal time		1.68 to 1.95 V				
	SDA input bus free time	t _{BUF}	2.70 V or above	3 (6) × t _{IICcyc} + 300	_	ns	
	when wakeup function is disabled		1.68 to 1.95 V				
	SDA input bus free time	t _{BUF}	2.70 V or above	3 (6) × t _{IICcyc} + 4 ×	_	ns	
	when wakeup function is enabled		1.68 to 1.95 V	t _{Pcyc} + 300			
	START condition input	t _{STAH}	2.70 V or above	t _{IICcyc} + 300	_		
	hold time when wakeup function is disabled		1.68 to 1.95 V				
	START condition input	t _{STAH}	2.70 V or above	1 (5) × t _{IICcyc} + t _{Pcyc}	_	ns	1
	hold time when wakeup function is enabled		1.68 to 1.95 V	+ 300			
	Repeated START	t _{STAS}	2.70 V or above	300	_	ns	
	condition input setup time		1.68 to 1.95 V				
	STOP condition input	t _{STOS}	2.70 V or above	300	_	ns	
	setup time		1.68 to 1.95 V				
	Data input setup time	t _{SDAS}	2.70 V or above	t _{IICcyc} + 50	_	ns	1
			1.68 to 1.95 V				
	Data input hold time	t _{SDAH}	2.70 V or above	0	_	ns	
			1.68 to 1.95 V				
	SCL, SDA capacitive	C _b	2.70 V or above	_	400	pF	
	load		1.68 to 1.95 V				

Note: t_{IICcyc} : IIC internal reference clock (IIC ϕ) cycle, t_{Pcyc} : PCLKB cycle.

Note: Values in parentheses apply when ICMR3.NF[1:0] is set to 11b while the digital filter is enabled with ICFER.NFE set to 1.

Note: Must use pins that have a letter appended to their name, for instance "_A", "_B", to indicate group membership. For the IIC

interface, the AC portion of the electrical characteristics is measured for each group.

Note 1. Only supported for SCL0_A, SDA0_A, SCL1_A, and SDA1_A.

Table 2.47 IIC timing (2)

Setting of the SCL0_A, SDA0_A, SCL1_A, SDA1_A pins are not required with the port drive capability bit in the PmnPFS register.

Parameter		Symbo I	vcc	Min	Max	Unit	Test conditions
IIC (Fast-mode+)	SCL input cycle time	t _{SCL}	2.70 V or above	6 (12) × t _{IICcyc} + 240		ns	Figure 2.71
ICFER.FMPE = 1	SCL input high pulse width	t _{SCLH}	2.70 V or above	3 (6) × t _{IICcyc} + 120	_	ns	
	SCL input low pulse width	t _{SCLL}	2.70 V or above	3 (6) × t _{IICcyc} + 120	_	ns	
	SCL, SDA rise time	t _{Sr}	2.70 V or above	_	120	ns	
	SCL, SDA fall time	t _{Sf}	2.70 V or above	20 × (external pullup voltage/ 5.5V)	120	ns	
	SCL, SDA input spike pulse removal time	t _{SP}	2.70 V or above	0	1 (4) × t _{IICcyc}	ns	
	SDA input bus free time when wakeup function is disabled	t _{BUF}	2.70 V or above	3 (6) × t _{IICcyc} + 120	_	ns	
	SDA input bus free time when wakeup function is enabled	t _{BUF}	2.70 V or above	3 (6) × t _{IICcyc} + 4 × t _{Pcyc} + 120	_	ns	
	Start condition input hold time when wakeup function is disabled	t _{STAH}	2.70 V or above	t _{IICcyc} + 120	_	ns	
	START condition input hold time when wakeup function is enabled	t _{STAH}	2.70 V or above	1 (5) × t _{IICcyc} + t _{Pcyc} + 120	_	ns	
	Restart condition input setup time	t _{STAS}	2.70 V or above	120	_	ns	
	Stop condition input setup time	t _{STOS}	2.70 V or above	120	_	ns	
	Data input setup time	t _{SDAS}	2.70 V or above	t _{IICcyc} + 30		ns	
	Data input hold time	t _{SDAH}	2.70 V or above	0	_	ns	
	SCL, SDA capacitive load	C _b *1	2.70 V or above	_	550	pF	

Note: t_{IICcyc} : IIC internal reference clock (IIC ϕ) cycle, tPcyc: PCLKB cycle.

Note: Values in parentheses apply when ICMR3.NF[1:0] is set to 11b while the digital filter is enabled with ICFER.NFE set to 1.

Note 1. Cb indicates the total capacity of the bus line.




Figure 2.71 I²C bus interface input/output timing

I3C Timing 2.3.13

Table 2.48 IIC timing(1)-1

Setting of the I3C_SCL0, I3C_SDA0 pins are not required with the Port Drive Capability bit in the PmnPFS register.

Parameter		Symbol	vcc	Min	Max	Unit
IIC (Standard mode, SMBus)	SCL input cycle time	t _{SCL}	2.70 V or above, 1.68 to 1.95 V	10 (18) × t _{I3Ccyc} + 1300	_	ns
BFCTL.FMPE = 0	SCL input high pulse width	tsclh	2.70 V or above, 1.68 to 1.95 V	5 (9) × t _{I3Ccyc} + 300	_	ns
	SCL input low pulse width	t _{SCLL}	2.70 V or above, 1.68 to 1.95 V	5 (9) × t _{I3Ccyc} + 300	_	ns
	SCL, SDA rise time	t _{Sr}	2.70 V or above, 1.68 to 1.95 V	_	1000	ns
	SCL, SDA fall time	t _{Sf}	2.70 V or above, 1.68 to 1.95 V	_	300	ns
	SCL, SDA input spike pulse removal time	t _{SP}	2.70 V or above, 1.68 to 1.95 V	0	1 (4) × t _{l3Ccyc}	ns
	SDA input bus free time when wakeup function is disabled	t _{BUF}	2.70 V or above, 1.68 to 1.95 V	5(9) × t _{I3Ccyc} + 300	_	ns
	SDA input bus free time when wakeup function is enabled	t _{BUF}	2.70 V or above, 1.68 to 1.95 V	5(9) × t _{I3Ccyc} + 4 × t _{Tcyc} + 300	_	ns
	START condition input hold time when wakeup function is disabled	^t STAH	2.70 V or above, 1.68 to 1.95 V	t _{I3Ccyc} + 300	_	ns
	START condition input hold time when wakeup function is enabled	^t STAH	2.70 V or above, 1.68 to 1.95 V	1(5) × t _{I3Ccyc} + t _{Tcyc} + 300	_	ns
	Repeated START condition input setup time	t _{STAS}	2.70 V or above, 1.68 to 1.95 V	1000	_	ns
	STOP condition input setup time	t _{STOS}	2.70 V or above, 1.68 to 1.95 V	1000	_	ns
	Data input setup time	t _{SDAS}	2.70 V or above, 1.68 to 1.95 V	t _{I3Ccyc} + 50	_	ns
	Data input hold time	t _{SDAH}	2.70 V or above, 1.68 to 1.95 V	0	_	ns
	SCL, SDA capacitive load	C _b *1	2.70 V or above, 1.68 to 1.95 V	_	400	pF

Note:

 $t_{\text{I3Ccyc}} : \text{I3C internal reference clock (I3C}\phi) \text{ cycle, } t_{\text{Tcyc}} : \text{TCLK cycle.} \\ \text{Values in parentheses apply when INCTL.DNFS} [3:0] \text{ is set to 0011b while the digital filter is enabled with INCTL.DNFE set to 1.} \\$

Note 1. C_b indicates the total capacity of the bus line.

Table 2.49 IIC timing(1)-2

Setting of the I3C_SCL0, I3C_SDA0 pins are not required with the Port Drive Capability bit in the PmnPFS register.

Parameter		Symbol	vcc	Min	Max	Unit
IIC (Fast-mode)	SCL input cycle time	tscL	2.70 V or above, 1.68 to 1.95 V	10 (18) × t _{I3Ccyc} + 600	_	ns
	SCL input high pulse width	tsclh	2.70 V or above, 1.68 to 1.95 V	5 (9) × t _{I3Ccyc} + 300	_	ns
	SCL input low pulse width	tscll	2.70 V or above, 1.68 to 1.95 V	5 (9) × t _{I3Ccyc} + 300	_	ns
	SCL, SDA rise time	t _{Sr}	2.70 V or above, 1.68 to 1.95 V	20	300	ns
	SCL, SDA fall time	t _{Sf}	2.70 V or above, 1.68 to 1.95 V	20 × (external pull-up voltage/3.6 V)	300	ns
	SCL, SDA input spike pulse removal time	t _{SP}	2.70 V or above, 1.68 to 1.95 V	0	1 (4) × t _{I3Ccyc}	ns
	SDA input bus free time when wakeup function is disabled	t _{BUF}	2.70 V or above, 1.68 to 1.95 V	5 (9) × t _{I3Ccyc} + 300	_	ns
	SDA input bus free time when wakeup function is enabled		2.70 V or above, 1.68 to 1.95 V	5(9) × t _{I3Ccyc} + 4 × t _{Tcyc} + 300	_	ns
	START condition input hold time when wakeup function is disabled	t _{STAH}	2.70 V or above, 1.68 to 1.95 V	t _{I3Ccyc} + 300	_	ns
	START condition input hold time when wakeup function is enabled		2.70 V or above, 1.68 to 1.95 V	1(5) × t _{I3Ccyc} + t _{Tcyc} + 300	_	ns
	Repeated START condition input setup time	tstas	2.70 V or above, 1.68 to 1.95 V	300	_	ns
	STOP condition input setup time	t _{STOS}	2.70 V or above, 1.68 to 1.95 V	300	_	ns
	Data input setup time	t _{SDAS}	2.70 V or above, 1.68 to 1.95 V	t _{I3Ccyc} + 50	_	ns
	Data input hold time	t _{SDAH}	2.70 V or above, 1.68 to 1.95 V	0	_	ns
	SCL, SDA capacitive load	C _b *1	2.70 V or above, 1.68 to 1.95 V	_	400	pF

Note: t_{I3Ccyc}: I3C internal reference clock (I3Cφ) cycle, t_{Tcyc}: TCLK cycle.

Note: Values in parentheses apply when INCTL.DNFS[3:0] is set to 0011b while the digital filter is enabled with INCTL.DNFE set to 1.

Note 1. C_b indicates the total capacity of the bus line.

Table 2.50 IIC timing(1)-3

Setting of the I3C, SCI 0, I3C, SDA0 pins are not required with the Port Drive Capability bit in the PmnPES register

Parameter		Symbol	vcc	Min	Max	Unit
IIC	SCL input cycle time	t _{SCL}	2.70 V or above	10 (18) × t _{I3Ccyc} + 240	_	ns
(Fast-mode +) BFCTL.FMPE = 1	SCL input high pulse width	tsclн	2.70 V or above	5 (9) × t _{I3Ccyc} + 120	_	ns
	SCL input low pulse width	tscLL	2.70 V or above	5 (9) × t _{I3Ccyc} + 120	_	ns
	SCL, SDA rise time	t _{Sr}	2.70 V or above	_	120	ns
	SCL, SDA fall time	t _{Sf}	2.70 V or above	20 × (external pull-up voltage/3.3V)	120	ns
	SCL, SDA input spike pulse removal time	t _{SP}	2.70 V or above	0	1 (4) × t _{I3Ccyc}	ns
	SDA input bus free time when wakeup function is disabled	t _{BUF}	2.70 V or above	5 (9) × t _{l3Ccyc} + 120	_	ns
	SDA input bus free time when wakeup function is enabled			5(9) × t _{I3Ccyc} + 4 × t _{Tcyc} + 120		ns
	START condition input hold time when wakeup function is disabled	t _{STAH}	2.70 V or above	t _{I3Ccyc} + 120	_	ns
	START condition input hold time when wakeup function is enabled			1(5) × t _{I3Ccyc} + t _{Tcyc} + 120		ns
	Restart condition input setup time	tstas	2.70 V or above	120	_	ns
	Stop condition input setup time	t _{STOS}	2.70 V or above	120	_	ns
	Data input setup time	t _{SDAS}	2.70 V or above	t _{I3Ccyc} + 30	_	ns
	Data input hold time	t _{SDAH}	2.70 V or above	0	_	ns
	SCL, SDA capacitive load	C _b *1	2.70 V or above	_	550	pF

Note: t_{I3Ccyc}: I3C internal reference clock (I3Cφ) cycle. t_{Tcyc}: TCLK cycle.

Note: Values in parentheses apply when INCTL.DNFS[3:0] is set to 0011b while the digital filter is enabled with INCTL.DNFE set to 1.

Note 1. C_b indicates the total capacity of the bus line.




Figure 2.72 I²C bus interface input/output timing

Table 2.51 IIC timing(2)

Setting of the I3C_SCL0, I3C_SDA0 pins are not required with the Port Drive Capability bit in the PmnPFS register.

Parameter			Symbol	vcc	Min	Max	Unit
IC (Hs-mode)	SCL input cycle ti	me	t _{SCL}	3.00 V or above	47 (49) × t _{I3Ccyc}	_	ns
BFCTL.HŚ				1.68 to 1.95 V	48 (50) × t _{I3Ccyc}	_	
1E = 1	SCL input high	Cb = 400 pF	t _{SCLH}	3.00 V or above	36 (37) × t _{I3Ccyc}	_	ns
	pulse width			1.68 to 1.95 V	31 (32) × t _{I3Ccyc}	_	
		Cb = 100 pF	-	3.00 V or above	18 (19) × t _{I3Ccyc}	_	
				1.68 to 1.95 V	19 (20) × t _{I3Ccyc}		
	SCL input low	Cb = 400 pF	t _{SCLL}	3.00 V or above	61 (62) × t _{I3Ccyc}		ns
	pulse width			1.68 to 1.95 V	61 (62) × t _{I3Ccyc}		
		Cb = 100 pF	-	3.00 V or above	29 (30) × t _{I3Ccyc}	_	\dashv
				1.68 to 1.95 V	29 (30) × t _{I3Ccyc}		
	SCL rise time	Cb = 400 pF	t _{SrCL}	3.00 V or above		80	ns
			OIOE	1.68 to 1.95 V	1_	80	
		Cb = 100 pF	+	3.00 V or above	1_	40	
				1.68 to 1.95 V	_	40	\dashv
	SDA rise time	Cb = 400 pF	t _{SrDA}	3.00 V or above	_	160	ns
		Cb = 100 pF		1.68 to 1.95 V	_	160	
			7	3.00 V or above	_	80	
				1.68 to 1.95 V	_	80	
	SCL fall time	Cb = 400 pF	t _{SfCL}	3.00 V or above	_	80	ns
		Cb = 100 pF		1.68 to 1.95 V	_	80	
				3.00 V or above	_	40	
				1.68 to 1.95 V	_	40	
	SDA fall time	Cb = 400 pF	t _{SfDA}	3.00 V or above	_	160	ns
				1.68 to 1.95 V	_	160	
		Cb = 100 pF		3.00 V or above	_	80	
				1.68 to 1.95 V	_	80	
	SCL, SDA input s time	pike pulse removal	t _{SP}	3.00 V or above	0	1 (1) × t _{I3Ccyc}	ns
	ume			1.68 to 1.95 V	0	1 (1) × t _{I3Ccyc}	
	Repeated START	condition input	t _{STAS}	3.00 V or above	40	_	ns
	setup time			1.68 to 1.95 V	40	_	
	STOP condition in	nput setup time	t _{STOS}	3.00 V or above	40	_	ns
				1.68 to 1.95 V	40		
	Data input setup t	ime	t _{SDAS}	3.00 V or above	10	_	ns
ti				1.65 to 1.95 V	10	_	
	Data input hold time	Cb = 400 pF	t _{SDAH}	3.00 V or above	0	150	ns
			_	1.68 to 1.95 V	0	150	
		Cb = 100 pF		3.00 V or above	0	70	
				1.68 to 1.95 V	0	70	
	SCL, SDA capaci	tive load	C _b *1	3.00 V or above	_	400	pF
				1.68 to 1.95 V		400	

 $t_{\text{I3Ccyc}}\!\!:\text{I3C}$ internal reference clock (I3C $\!\phi\!$) cycle. Note:

Note: Values in parentheses apply when INCTL.DNFS[3:0] is set to 0011b while the digital filter is enabled with INCTL.DNFE set to 1. Note 1. C_b indicates the total capacity of the bus line.




Figure 2.73 I²C bus interface input/output timing (Hs-mode)

Table 2.52 I3C timing (Open Drain Timing Parameters)

Setting of the I3C_SCL0, I3C_SDA0 pins are not required with the Port Drive Capability bit in the PmnPFS register.

Parameter		Symbol	vcc	Min	Max	Unit	Test conditions
I3C	SCL Clock	t _{LOW_OD} *1 *2	3.00 V or above	200	_	ns	Figure 2.76
Open Drain Timing	Low Period		1.68 to 1.95 V	200	_		
Parameters		t _{DIG_OD_L}	3.00 V or above	t _{LOW_ODmin} + t _{fDA_ODmin}	_	ns	Figure 2.76
			1.68 to 1.95 V	t _{LOW_ODmin} + t _{fDA_ODmin}	_		
	SCL Clock	t _{HIGH} *3 *4	3.00 V or above	_	41	ns	Figure 2.74
	High Period		1.68 to 1.95 V	_	41		
		t _{DIG_H}	3.00 V or above	_	t _{HIGH} + t _{CF}	ns	Figure 2.74
			1.68 to 1.95 V	_	t _{HIGH} + t _{CF}		
	SDA Signal	t _{fDA_OD}	3.00 V or above	t _{CF}	12	ns	Figure 2.76
	Fall Time		1.68 to 1.95 V	t _{CF}	12		
	SDA Data	ne 130_OD	3.00 V or above	12	_	ns	Figure 2.75
	Setup Time Open Drain Mode		1.68 to 1.95 V	18	_		
	Clock After	t _{CAS} *5 *6	3.00 V or above	38.4 nano	For ENAS0: 1 µ	seco	Figure 2.76
	START (S) Condition				For ENAS1: 100 µ	nds	
					For ENAS2: 2 milli		
					For ENAS3: 50 milli		
			1.68 to 1.95 V	38.4 nano	For ENAS0: 1 µ		
					For ENAS1: 100 µ		
					For ENAS2: 2 milli		
					For ENAS3: 50 milli		
	Clock Before	t _{CBP}	3.00 V or above	t _{CASmin} / 2	_	seco	Figure 2.77
	STOP (P) Condition		1.68 to 1.95 V	t _{CASmin} / 2	_	nds	
	Current	t _{MMOverlap}	3.00 V or above	t _{DIG_OD_Lmin}	_	ns	Figure 2.83
	Master to Secondary Master Overlap time during handoff		1.68 to 1.95 V	t _{DIG_OD_Lmin}	_		
	Bus	t _{AVAL} *7	3.00 V or above	1	_	μs	_
	Available Condition		1.68 to 1.95 V	1	_		
	Bus Idle	t _{IDLE}	3.00 V or above	1	_	ms	_
	Condition		1.68 to 1.95 V	1	_		
	Time	t _{MMLock}	3.00 V or above	t _{AVALmin}	_	μs	Figure 2.83
,	Internal Where New Master Not Driving SDA Low		1.68 to 1.95 V	t _{AVALmin}			

Note 1. This is approximately equal to t_{LOWmin} + t_{DS_ODmin} + t_{rDA_ODtyp} + t_{SU_Odmin} .

As a product specification, if this Max value cannot be guaranteed, change this Max value and specify that it cannot be used in the Mixed Bus.



Note 2. The Master may use a shorter Low period if it knows that this is safe, i.e., that SDA is already above VIH

Note 3. Based on $t_{\mbox{\footnotesize SPIKE}},$ rise and fall times, and interconnect

Note 4. This maximum High period may be exceeded when the signals can be safely seen by Legacy I²C Devices, and/or in consideration of the interconnect (e.g., a short Bus).

- Note 5. On a Legacy Bus where I^2C Devices need to see Start Note 6. Slaves that do not support the optional ENTASx CCCs shall use the t_{CAS} Max value shown for ENTAS3
- Note 7. On a Mixed Bus with Fm Legacy I 2 C Devices, t_{AVAL} is 300 ns shorter than the Fm Bus Free Condition time (t_{BUF})

I3C timing (Push-Pull Timing Parameters for SDR and HDR-DDR Modes)

Setting of the I3C_SCL0, I3C_SDA0 pins are not required with the Port Drive Capability bit in the PmnPFS register.

Johnny Grand	<u> </u>	100_02/10 p.i.io u.i.	, and a second		Capability bit in the Pmr	o registen		Test condition
Parameter	,		Symbol	vcc	Min	Max	Unit	s
I3C Push-	SCL Clock	Frequency	f _{SCL} *1	3.00 V or above	0.01	12.5	MHz	_
Pull Timing				1.68 to 1.95 V	0.01	12.5		
Parameter s for SDR	SCL Clock	Low Period	t _{LOW}	3.00 V or above	27	_	ns	Figure
and HDR-				1.68 to 1.95 V	32	_		2.74
DDR Modes			t _{DIG_L} *2 *4	3.00 V or above	35	_	ns	Figure
				1.68 to 1.95 V	40	_		2.74
		High Period for	t _{HIGH_MIXE}	3.00 V or above	24	_	ns	Figure
	Mixed Bus		D	1.68 to 1.95 V	27	_		2.74
			t _{DIG_H_MIX} ED ^{*2 *3}	3.00 V or above	32	45	ns	Figure
				1.68 to 1.95 V	35	45		2.74
	SCL Clock	High Period	t _{HIGH}	3.00 V or above	24	_	ns	Figure
				1.68 to 1.95 V	27	_		2.74
			t _{DIG_H} *2	3.00 V or above	32	_	ns	Figure
				1.68 to 1.95 V	35	_	1	2.74
	Clock in to I	Data Out for Slave	t _{SCO}	3.00 V or above	_	12	ns	Figure
				1.68 to 1.95 V	_	12	1	2.79
	SCL Clock Rise Time		t _{CR}	3.00 V or above	_	150 × 1 / f _{SCL} (capped at 60)	ns	Figure 2.74
				1.68 to 1.95 V	_	150 × 1 / f _{SCL} (capped at 60)		
	SCL Clock	SCL Clock Fall Time		3.00 V or above	_	150 × 1 / f _{SCL} (capped at 60)	ns	Figure 2.74
				1.68 to 1.95 V	_	150 × 1 / f _{SCL} (capped at 60)		
	SDA	Master	t _{HD_PP} *4*5	3.00 V or above	t _{CR} + 3 and t _{CF} + 3	_	-	Figure
	Signal Data Hold			1.68 to 1.95 V	t _{CR} + 3 and t _{CF} + 3	_	1	2.78
	in Push- Pull Mode	Slave	t _{HD_PP} *5	3.00 V or above	0	_	-	Figure
	I dii Mode		_	1.68 to 1.95 V	0	_	1	2.78
		Data Setup in	t _{SU_PP}	3.00 V or above	12	N/A	ns	Figure
	Push-Pull M	lode		1.68 to 1.95 V	18	N/A	1	2.80
		Repeated START	t _{CASr}	3.00 V or above	t _{CASmin}	N/A	ns	Figure
	(Sr)			1.68 to 1.95 V	t _{CASmin}	N/A	1	2.82
	Clock Befor	e Repeated	t _{CBSr}	3.00 V or above	t _{CASmin} / 2	N/A	ns	Figure
	START (Sr)			1.68 to 1.95 V	t _{CASmin} / 2	N/A	1	2.82
	Capacitive I	_oad per Bus Line	C _b	3.00 V or above		50	pF	_
	(SDA/SCL)		ا ت	1.68 to 1.95 V	_	50	۱.	
						155	1	

- Note 1. $f_{SCL} = 1 / (t_{DIG_L} + t_{DIG_H})$
- Note 2. t_{DIG_L} and t_{DIG_H} are the clock Low and High periods as seen at the receiver end of the I3C Bus using V_{IL} and V_{IH} .
- Note 3. When communicating with an I3C Device on a mixed Bus, the $t_{DIG_H_MIXED}$ period must be constrained in order to make sure that I²C Devices do not interpret I3C signaling as valid I²C signaling.
- Note 4. As both edges are used, the hold time needs to be satisfied for the respective edges; i.e., t_{CF} + 3 for falling edge clocks, and t_{CR} + 3 for rising edge clocks.
- Note 5. In SDR Mode the Hold time parameter is referred to as t_{HD_SDR} , and in DDR Mode it is referred to as t_{HD_DDR} .

Table 2.54 I3C timing (Push-Pull Timing Parameters for HDR-TSP and HDR-TSL Modes)

Setting of the I3C SCL0, I3C SDA0 pins are not required with the Port Drive Capability bit in the PmnPFS register.

Parameter		Symbol	vcc	Min	Max	Unit	Test conditions
I3C Push-	Edge-to-	t _{EDGE} *1 *2	3.00 V or above	t _{DIG_H}	_	ns	Figure 2.74
Pull Timing Parameters	Edge Period		1.68 to 1.95 V	t _{DIG_H}	_		
for HDR- TSP and	Allowed Difference Between Signals for 'Simultaneou s' Change	t _{SKEW}	3.00 V or above	_	10	ns	
HDR-TSL Modes			1.68 to 1.95 V	_	10		
	Stable Condition Between Symbols	t _{EYE}	3.00 V or above	12	_	ns	
			1.68 to 1.95 V	12	_		
	Time	t _{SYMBOL}	3.00 V or above	t _{EDGE Min}	_	ns	
	Between Successive Symbols		1.68 to 1.95 V	^t EDGE Min	_	_	
	Symbol Clock	t _{CLOCK}	3.00 V or above	1 / f _{SCL} (Max)	_	_	
	CIOCK		1.68 to 1.95 V	1 / f _{SCL} (Max)	_		

Note 1. Edges occur at the rate of 1 / $(t_{EDGE} \times 2)$

Note 2. In a Mixed Bus, HDR-TSL shall respect the maximum $t_{\text{DIG_H_MIXED}}$ shown in Figure 2.77.




Figure 2.74 t_{DIG H} and t_{DIG L}




Figure 2.75 I3C Data Transfer – ACK by Slave




Figure 2.76 I3C START condition Timing




Figure 2.77 I3C STOP condition Timing




Figure 2.78 I3C Master Out Timing




Figure 2.79 I3C Slave Out Timing




Figure 2.80 Master SDR Timing




Figure 2.81 Master DDR Timing




Figure 2.82 T-Bit When Master Ends Read with Repeated START and STOP




Figure 2.83 Master to Master Bus Handoff




Figure 2.84 Ternary Protocol Timing

SSIE Timing 2.3.14

Table 2.55 SSIE timing (1 of 2)

(1) High drive output is selected with the Port Drive Capability bit in the PmnPFS register.

(2) Use pins that have a letter appended to their names, for instance "_A", "_B" or "_C" to indicate group membership. For the SSIE interface, the AC portion of the electrical characteristics is measured for each group.

Parameter		Symbol	vcc	Min.	Max.	Unit	Comments	
SSIBCK	Cycle	Master	to	2.70V or above	80	_	ns	Figure 2.85
				1.68V or above	80	_		
		Slave	tı	2.70V or above	80	_	ns	
				1.68V or above	80	_		
	High level/ low level	Master	t _{HC} /t _{LC}	2.70V or above	0.35	_	t _O	
				1.68V or above	0.35	_		
		Slave		2.70V or above	0.35	_	t _l	
				1.68V or above	0.35	_		
	Rising time/ falling time	Master	t _{RC} /t _{FC}	2.70V or above	_	0.15	t _O / t _I	
				1.68V or above	_	0.15		
		Slave		2.70V or above	_	0.15	t _O / t _I	
				1.68V or above	_	0.15		

Table 2.55 SSIE timing (2 of 2)

(1) High drive output is selected with the Port Drive Capability bit in the PmnPFS register.

(2) Use pins that have a letter appended to their names, for instance "_A", "_B" or "_C" to indicate group membership. For the SSIE interface, the AC portion of the electrical characteristics is measured for each group.

Parameter			Symbol	vcc	Min.	Max.	Unit	Comments
SSILRCK0/ SSIFS0, SSITXD0, SSIRXD0	Input set up time	Master	t _{SR}	2.70V or above	12	_	ns	Figure 2.87, Figure 2.88
				1.68V or above	20	_		
		Slave		2.70V or above	12	_	ns	
				1.68V or above	12	_		
	Input hold time	Master	t _{HR}	2.70V or above	8	_	ns	
				1.68V or above	8	_		
		Slave		2.70V or above	15	_	ns	
				1.68V or above	15	_		
	Output delay time	Master	t _{DTR}	2.70V or above	-10	5	ns	
				1.68V or above	-10	7		
				2.70V or above	0	20	ns	
				1.68V or above	0	25		
	Output delay time from SSILRCK/ SSIFS change	y Slave	t _{DTRW}	2.70V or above	_	20	ns	Figure 2.89
				1.68V or above	_	25		
GTIOC2A, AUDIO_CLK	Cycle		t _{EXcyc}	2.70V or above	20	_	ns	Figure 2.86*1
				1.68V or above	40	_		
	High level/ low level		t _{EXL} /t _{EXH}	2.70V or above	0.4	_	t _{EXcyc}	
				1.68V or above	0.4	_		
	Rising time/ falling time		t _{EXr} /t _{EXr}	2.70V or above	_	0.1*2	t _{EXcyc}	
				1.68V or above	_	0.1*2		

Note 1. For slave-mode transmission, SSIE has a path, through which the signal input from the SSILRCK/SSIFS pin is used to generate transmit data, and the transmit data is logically output to the SSITXD0 or SSIDATA1 pin.

Note 2. $1\mu s$ at the longest




Figure 2.85 SSIE clock input/output timing




Figure 2.86 Clock input timing




Figure 2.87 SSIE data transmit and receive timing when SSICR.BCKP = 0




Figure 2.88 SSIE data transmit and receive timing when SSICR.BCKP = 1




Figure 2.89 SSIE data output delay after SSILRCK0/SSIFS0 change

2.3.15 SD/MMC Host Interface Timing

Table 2.56 SD/MMC Host Interface signal timing

Conditions: High drive output is selected in the Port Drive Capability bit in the PmnPFS register. High-speed high drive output is selected in specific condition, please see note 1. Clock duty ratio is 50%.

Parameter	Symbol	VCC/VCC2	Min	Max	Unit	Test conditions
SDCLK clock cycle	tsdcyc	2.70V or above	20	_	ns	Figure 2.90
		1.70 to1.95V*1	20	_		
		1.70 to1.95V	40	<u> </u>		
SDCLK clock high pulse	t _{SDWH}	2.70V or above	6.5	_	ns	
width		1.70 to1.95V*1	6.5	_		
		1.70 to1.95V	13.0	_		
SDCLK clock low pulse	t _{SDWL}	2.70V or above	6.5	<u> </u>	ns	
width		1.70 to1.95V*1	6.5	_		
		1.70 to1.95V	13.0	-		
SDCLK clock rise time	t _{SDLH}	2.70V or above	_	3.0	ns	
		1.70 to1.95V*1	_	4.0		
		1.70 to1.95V	_	8.0		
SDCLK clock fall time	t _{SDHL}	2.70V or above	_	3.0	ns	
		1.70 to1.95V*1	_	4.0		
		1.70 to1.95V	_	8.0		
SDCMD/SDDAT output	tsdodly	2.70V or above	-7.0	4.0	ns	
data delay		1.70 to1.95V*1	-7.0	7.0		
		1.70 to1.95V	-15.0	15.0		
SDCMD/SDDAT input	t _{SDIS}	2.70V or above	4.5	_	ns	
data setup		1.70 to1.95V*1	4.5	_		
		1.70 to1.95V	20.0	_		
SDCMD/SDDAT input	t _{SDIH}	2.70V or above	1.5	_	ns	
data hold		1.70 to1.95V	1.5	_		

Must use pins that have a letter appended to their name, for instance "_A", "_B", to indicate group membership. For the SD/MMC Note: Host interface, the AC portion of the electrical characteristics is measured for each group.

If SD1DAT4_A~SD1DAT7_A are used, characteristics above is guaranteed only when VCC = VCC2. Only supported for Ch0 group B ("SD0*_B") and Ch1 group A ("SD1*_A") Note:

High-speed high drive output is selected in the port drive capability bit in the PmnPFS register for the following pins: SD0CLK_B, SD1CLK_A




Figure 2.90 SD/MMC Host Interface signal timing

2.3.16 **ETHERC Timing**

Table 2.57 ETHERC timing

Conditions: ETHERC (RMII): Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register for the following pins: ETO MDC, ETO MDIO.

For other pins, high drive output is selected in the Port Drive Capability bit in the PmnPFS register.

ETHERC (MII): Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parameter		Symbol	vcc	Min	Max	Unit	Test conditions
ETHERC (RMII)	REF50CK0 cycle time	T _{ck}	2.70V	20	_	ns	Figure 2.91 to
	REF50CK0 frequency, typical 50 MHz	_	or above	_	50 + 100 ppm	MHz	Figure 2.94
	REF50CK0 duty	_		35	65	%	-
	REF50CK0 rise/fall time	T _{ckr/ckf}		0.5	3.5	ns	
	RMII_xxxx*1 output delay	T _{co}		2.5	12.0	ns	
	RMII_xxxx ^{*2} setup time	T _{su}		3	_	ns	
	RMII_xxxx ^{*2} hold time	T _{hd}		1	_	ns	
	RMII_xxxx*1, *2 rise/fall time	T _r /T _f		0.5	5.0	ns	
	ET0_WOL output delay	t _{WOLd}		1	23.5	ns	Figure 2.95
ETHERC (MII)	ET0_TX_CLK cycle time	t _{Tcyc}		40	_	ns	
	ET0_TX_EN output delay	t _{TENd}		1	20	ns	Figure 2.96 Figure 2.97 —
	ET0_ETXD0 to ET_ETXD3 output delay	t _{MTDd}		1	20	ns	
	ET0_CRS setup time	t _{CRSs}		10	_	ns	
	ET0_CRS hold time	t _{CRSh}		10	_	ns	
	ET0_COL setup time	t _{COLs}		10	_	ns	
	ET0_COL hold time	t _{COLh}		10	_	ns	
	ET0_RX_CLK cycle time	t _{TRcyc}		40	_	ns	
	ET0_RX_DV setup time	t _{RDVs}		10	_	ns	Figure 2.98 Figure 2.99
	ET0_RX_DV hold time	t _{RDVh}		10	_	ns	
	ET0_ERXD0 to ET_ERXD3 setup time	t _{MRDs}		10	_	ns	
	ET0_ERXD0 to ET_ERXD3 hold time	t _{MRDh}		10	_	ns	
	ET0_RX_ER setup time	t _{RERs}		10	_	ns	
	ET0_RX_ER hold time	t _{RESh}		10	_	ns	
	ET0_WOL output delay	t _{WOLd}		1	23.5	ns	Figure 2.100

The following pins must use pins that have a letter appended to their name, for instance "_A", "_B", to indicate group membership. Note: For the ETHERC (RMII) Host interface, the AC portion of the electrical characteristics is measured for each group. REF50CK0_A, REF50CK0_B, RMII0_xxxx_A, RMII0_xxxx_B.

Note 1. RMII_TXD_EN, RMII_TXD1, RMII_TXD0.

Note 2. RMII_CRS_DV, RMII_RXD1, RMII_RXD0, RMII_RX_ER.




Figure 2.91 REF50CK0 and RMII signal timing




Figure 2.92 RMII transmission timing




Figure 2.93 RMII reception timing in normal operation




Figure 2.94 RMII reception timing when an error occurs




Figure 2.95 WOL output timing for RMII




Figure 2.96 MII transmission timing in normal operation




Figure 2.97 MII transmission timing when a conflict occurs




Figure 2.98 MII reception timing in normal operation




Figure 2.99 MII reception timing when an error occurs




Figure 2.100 WOL output timing for MII

2.3.17 CEU Timing

Table 2.58 Capture Engine Unit Signal Timing

Parameter	Symbol	vcc	Min	Max	Unit	Test conditions
Vertical sync (VIO_VD) setup	t _{VVDS}	2.70 V or above	2.0	_	ns	Figure 2.101
time (Camera clock rising)		1.68 V or above	4.5	_		Figure 2.102
Vertical sync (VIO_VD) setup	t _{VVDS}	2.70 V or above	2.5	_	ns	
time (Camera clock falling)		1.68 V or above	4.5	_		
Vertical sync (VIO_VD) hold time	t _{VVDH}	2.70 V or above	3.5	_	ns	
		1.68 V or above	5.5	_		
Horizontal sync (VIO_HD) setup	t _{VHDS}	2.70 V or above	2.0	_	ns	
time (Camera clock rising)		1.68 V or above	4.5	_		
Horizontal sync (VIO_HD) setup	t _{VHDS}	2.70 V or above	2.5	_	ns	
time (Camera clock falling)		1.68 V or above	4.5	_		
Horizontal sync (VIO_HD) hold	t _{VHDH}	2.70 V or above	3.5	_	ns	
time		1.68 V or above	5.5	_		
Capture image data (VIO_D)	t _{VDTS}	2.70 V or above	2.0	_	ns	
setup time (Camera clock rising)		1.68 V or above	4.5	_		
Capture image data (VIO_D)	t _{VDTS}	2.70 V or above	2.5	_	ns	
setup time (Camera clock falling)		1.68 V or above	4.5	_		
Capture image data (VIO_D)	t _{VDTH}	2.70 V or above	3.5	_	ns	
hold time		1.68 V or above	5.5	_		
Camera clock cycle	tvcyc	2.70 V or above	11.5	_	ns	
		1.68 V or above	23.0	_		
Camera clock high level width	t _{VHW}	2.70 V or above	0.4 × t _{VCYC}	_	ns	
		1.68 V or above	0.4 × t _{VCYC}	_		
Camera clock low level width	t _{VLW}	2.70 V or above	0.4 × t _{VCYC}	_	ns	
		1.68 V or above	0.4 × t _{VCYC}	_		
Field identification signal	t _{VFDS}	2.70 V or above	2.0	_	ns	-
(VIO_FLD) setup time (Camera clock rising)		1.68 V or above	4.5	_		
Field identification signal	t _{VFDS}	2.70 V or above	2.5	_	ns	1
(VIO_FLD) setup time (Camera clock falling)		1.68 V or above	4.5	_		
Field identification signal	t _{VFDH}	2.70 V or above	3.5		ns]
(VIO_FLD) hold time		1.68 V or above	5.5	_		




Figure 2.101 Capture Engine Unit Module Signal Timing of data capturing on the rising edge of VIO_CLK




Figure 2.102 Capture Engine Unit Module Signal Timing of data capturing on the falling edge of VIO_CLK

2.3.18 **GLCDC** Timing

Table 2.59 GLCDC Timing

Conditions:

LCD_CLK: High drive output is selected in the port drive capability bit in the PmnPFS register.

LCD_DATA: Middle drive output is selected in the port drive capability bit in the PmnPFS register.

Parameter		Symbol	vcc	Min	Max	Units	Test conditions
LCD_EXTCLK frequency	input clock	t _{Ecyc}	2.70 V or above	_	60 ^{*1}	MHz	Figure 2.103
			1.68 V or above	_	30		
LCD_EXTCLK pulse width	input clock low	t _{WL}	2.70 V or above	0.45	_	t _{Ecyc}	
			1.68 V or above	0.45	_		
LCD_EXTCLK pulse width	input clock high	t _{WH}	2.70 V or above	0.45	_		
			1.68 V or above	0.45	_		
LCD_CLK outp	ut clock frequency	1/t _{Lcyc}	2.70 V or above	_	60 ^{*1}	MHz	Figure 2.104
			1.68 V or above	_	30		
LCD_CLK outp	ut clock low pulse	t _{LOL}	2.70 V or above	0.4	0.6	t _{Lcyc}	
			1.68 V or above	0.4	0.6		
LCD_CLK outp	ut clock high	t _{LOH}	2.70 V or above	0.4	0.6	t _{Lcyc}	
			1.68 V or above	0.4	0.6		
LCD data output delay	_A or _B combinations*2	t _{DD}	2.70 V or above	-3.5	4.0	ns	Figure 2.105
timing			1.68 V or above	-5.5	6.0		
	_A and _B combinations*3		2.70 V or above	-5.0	5.5		
			1.68 V or above	-7.0	7.5		

- Note 1. Parallel RGB888, 666, 565: Maximum 54 MHz Serial RGB888: Maximum 60 MHz (4x speed)
- Note 2. Use pins that have a letter appended to their names, for instance, "_A" or "_B", to indicate. Note 3. Pins of group "_A" and "_B" combinations are used.




Figure 2.103 LCD_EXTCLK clock timing




Figure 2.104 LCD_CLK clock output timing




Figure 2.105 Display output timing

2.3.19 CANFD Timing

Table 2.60 CANFD interface timing

Parameter	Symbol	VCC/VCC2	Min	Max	Unit	Test conditions
Internal delay	t _{node}	2.70 V or above	_	50	ns	Figure 2.106
time		1.68 V or above (VCC) 1.65 V or above (VCC2)	_	50		
Transmission rate		2.70 V or above	_	8	Mbps	
		1.68 V or above (VCC) 1.65 V or above (VCC2)	_	8		

Note: Internal delay time (t_{node}) = Internal transfer delay time (t_{output}) + Internal receive delay time (t_{input})




Figure 2.106 CANFD interface condition

2.4 USB Characteristics

2.4.1 USBFS Timing

Table 2.61 USBFS low-speed characteristics for host only (USB_DP and USB_DM pin characteristics)

Conditions: VCC = VCC USB = 3.0 to 3.6 V, USBCLK = 48 MHz

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions
Input characteristics	Input high voltage	V _{IH}	2.0	_	_	V	_
	Input low voltage	V _{IL}	_	-	0.8	V	_
	Differential input sensitivity	V _{DI}	0.2	-	_	V	USB_DP - USB_DM
	Differential common-mode range	V _{CM}	0.8	-	2.5	V	_
Output	Output high voltage	V _{OH}	2.8	_	3.6	V	I _{OH} = -200 μA
characteristics	Output low voltage	V _{OL}	0.0	-	0.3	V	I _{OL} = 2 mA
	Cross-over voltage	V _{CRS}	1.3	-	2.0	V	Figure 2.107
	Rise time	t _{LR}	75	-	300	ns	
	Fall time	t _{LF}	75	-	300	ns	
	Rise/fall time ratio	t _{LR} / t _{LF}	80	-	125	%	t _{LR} / t _{LF}
Pull-up and pull-down characteristics	USB_DP and USB_DM pull-down resistance in host controller mode	R _{pd}	14.25	_	24.80	kΩ	_




Figure 2.107 USB_DP and USB_DM output timing in low-speed mode




Figure 2.108 Test circuit in low-speed mode

Table 2.62 USBFS full-speed characteristics (USB_DP and USB_DM pin characteristics)

Conditions: VCC = VCC USB = 3.0 to 3.6 V, USBCLK = 48 MHz

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions
Input	Input high voltage	V _{IH}	2.0	_	_	V	_
characteristics	Input low voltage	V _{IL}	_	_	0.8	V	_
	Differential input sensitivity	V _{DI}	0.2	_	_	V	USB_DP - USB_DM
	Differential common-mode range	V _{CM}	0.8	_	2.5	V	_
Output	Output high voltage	V _{OH}	2.8	_	3.6	V	I _{OH} = -200 μA
characteristics	Output low voltage	V _{OL}	0.0	_	0.3	V	I _{OL} = 2 mA
	Cross-over voltage	V _{CRS}	1.3	_	2.0	V	Figure 2.109
	Rise time	t _{LR}	4	_	20	ns	
	Fall time	t _{LF}	4	_	20	ns	
	Rise/fall time ratio	t _{LR} / t _{LF}	90	_	111.11	%	t _{FR} / t _{FF}
	Output resistance	Z _{DRV}	28	_	44	Ω	USBFS: Rs = 27 Ω included
Pull-up and	DM pull-up resistance in device controller	R _{pu}	0.900	_	1.575	kΩ	During idle state
pull-down characteristics	mode		1.425	_	3.090	kΩ	During transmission and reception
	USB_DP and USB_DM pull-down resistance in host controller mode	R _{pd}	14.25	_	24.80	kΩ	_




Figure 2.109 USB_DP and USB_DM output timing in full-speed mode




Figure 2.110 Test circuit in full-speed mode

2.4.2 USBHS Timing

Table 2.63 USBHS low-speed characteristics for host only (USB_DP and USB_DM pin characteristics)

Conditions: USBHS_RREF = $2.2 \text{ k}\Omega \pm 1\%$, USBMCLK = 12/20/24/48 MHz, USBCLK = 48MHz, USB60CLK = 60MHz

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions
Input	Input high voltage	V _{IH}	2.0	_	_	V	_
characteristics	Input low voltage	V _{IL}	_	_	0.8	V	_
	Differential input sensitivity	V _{DI}	0.2	_	_	V	USB_DP - USB_DM
	Differential common-mode range	V _{CM}	0.8	_	2.5	V	_
Output	Output high voltage	V _{OH}	2.8	_	3.6	V	I _{OH} = -200 μA
characteristics	Output low voltage	V _{OL}	0.0	_	0.3	V	I _{OL} = 2 mA
	Cross-over voltage	V _{CRS}	1.3	_	2.0	V	Figure 2.111
	Rise time	t _{LR}	75	_	300	ns	
	Fall time	t _{LF}	75	_	300	ns	
	Rise/fall time ratio	t _{LR} / t _{LF}	80	_	125	%	t _{LR} / t _{LF}
Pull-up and pull-down characteristics	USB_DP and USB_DM pull-down resistance in host controller mode	R _{pd}	14.25	_	24.80	kΩ	_




Figure 2.111 USB_DP and USB_DM output timing in low-speed mode




Figure 2.112 Test circuit in low-speed mode

Table 2.64 USBHS full-speed characteristics (USB_DP and USB_DM pin characteristics)

Conditions: USBHS_RREF = $2.2 \text{ k}\Omega \pm 1\%$, USBMCLK = 12/20/24/48 MHz, USBCLK = 48MHz, USB60CLK = 60MHz

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions
Input	Input high voltage	V _{IH}	2.0	_	_	V	_
characteristics	Input low voltage	V _{IL}	_	_	0.8	V	_
	Differential input sensitivity	V _{DI}	0.2	_	_	V	USB_DP - USB_DM
	Differential common-mode range	V _{CM}	0.8	_	2.5	V	_
Output	Output high voltage	V _{OH}	2.8	_	3.6	V	I _{OH} = -200 μA
characteristics	Output low voltage	V _{OL}	0.0	_	0.3	V	I _{OL} = 2 mA
	Cross-over voltage	V _{CRS}	1.3	_	2.0	V	Figure 2.113
	Rise time	t _{LR}	4	_	20	ns	
	Fall time	t _{LF}	4	_	20	ns	
	Rise/fall time ratio	t _{LR} / t _{LF}	90	_	111.11	%	t _{FR} / t _{FF}
	Output resistance	Z _{DRV}	40.5	_	49.5	Ω	Rs Not used (PHYSET.REPSEL[1:0] = 01b and PHYSET. HSEB = 0)
Pull-up and	DM pull-up resistance in device controller	R _{pu}	0.900	_	1.575	kΩ	During idle state
pull-down characteristics	mode		1.425	_	3.090	kΩ	During transmission and reception
	USB_DP and USB_DM pull-down resistance in host controller mode	R _{pd}	14.25	_	24.80	kΩ	_




Figure 2.113 USB_DP and USB_DM output timing in full-speed mode




Figure 2.114 Test circuit in full-speed mode

Table 2.65 USB High Speed Characteristics (USB_DP and USB_DM Pin Characteristics)

Conditions: USBHS RREF = 2.2 k Ω ± 1%, USBMCLK = 12/20/24/48 MHz

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions
Input	Squelch detect sensitivity	V _{HSSQ}	100	_	150	mV	Figure 2.115
characteristics	Disconnect detect sensitivity	V _{HSDSC}	525	_	625	mV	Figure 2.116
	Common mode voltage	V _{HSCM}	-50	_	500	mV	_
Output	Idle state	V _{HSOI}	-10	_	10	mV	_
characteristics	Output high level voltage	V _{HSOH}	360	_	440	mV	_
	Output low level voltage	V _{HSOL}	-10	_	10	mV	_
	Chirp J output voltage (difference)	V _{CHIRPJ}	700	_	1100	mV	_
	Chirp K output voltage (difference)	V _{CHIRPK}	-900	_	-500	mV	_
AC	Rise time	t _{HSR}	500	_	_	ps	_
characteristics	Fall time	t _{HSF}	500	_	_	ps	Figure 2.117
	Output resistance	Z _{HSDRV}	40.5	_	49.5	Ω	_




Figure 2.115 USB_DP and USB_DM squelch detect sensitivity (high-speed)




Figure 2.116 USB_DP and USB_DM disconnect detect sensitivity (high-speed)




Figure 2.117 USB_DP and USB_DM output timing (high-speed)




Figure 2.118 Test circuit (high-speed)

Table 2.66 USBHS high-speed characteristics (USB_DP and USB_DM pin characteristics)

Conditions: USBHS_RREF = 2.2 k Ω ± 1%, USBMCLK = 12/20/24/48 MHz

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions
Battery Charging	D+ sink current	I _{DP_SINK}	25	_	175	μΑ	_
Specification	D- sink current	I _{DM_SINK}	25	_	175	μΑ	_
	DCD source current	I _{DP_SRC}	7	_	13	μΑ	_
	Data detection voltage	V _{DAT_REF}	0.25	_	0.40	٧	_
	D+ source voltage	V _{DP_SRC}	0.5	_	0.7	٧	Output current = 250 µA
	D- source voltage	V _{DM_SRC}	0.5	_	0.7	٧	Output current = 250 µA

2.5 MIPI D-PHY Characteristics

Table 2.67 Pin Characteristics

Parameter	Symbol	Min	Тур	Max	Unit	Note
Pin leakage current	I _{LEAK}	-100	_	100	μΑ	
Pin signal voltage range	V _{PIN}	-50	_	1350	mV	
Ground shift	V _{GNDSH}	-50	_	50	mV	

Table 2.68 HS-TX Characteristics (1 of 2)

Parameter	Symbol	Min	Тур	Max	Unit	Note
HS transmit static common-mode voltage	V _{CMTX}	150	200	250	mV	
Vcmtx mismatch when output is Differential-1 or Differential-0	ΔV _{CMTX(1,0)}	_	_	5.0	mV	
HS transmit differential voltage	[VOD]	140	200	270	mV	
VOD mismatch when output is Differential-1 or Differential-0	ΔVOD	_	_	14.0	mV	
HS output high voltage	V _{OHHS}	_	_	360	mV	

Table 2.68 HS-TX Characteristics (2 of 2)

Parameter		Symbol	Min	Тур	Max	Unit	Note
Single ended output imped	dance	Z _{OS}	40.0	50.0	62.5	Ω	
Single ended output imped	dance mismatch	ΔZ _{OS}	_	-	20	%	
Data rate	Data rate		40	_	720	Mbps	1 lane
TX Data to Clock Skew		T _{SKEW[TX]}	-0.20	-	0.20	Ulhs	
Common-level variations a	above 450MHz	ΔV _{CMTX(HF)}	_	_	15.0	mVrms	
Common-level variations be 450MHz	oetween 50-	$\Delta V_{CMTX(LF)}$		_	25.0	mVpea k	
20%-80% rise time and fal	I time	t _R	_	_	0.35	Ulhs	
			100	_	_	ps	
		t _F	_	_	0.35	Ulhs	
			100	-	-	ps	
Clock UI instantaneous		UI _{INST}	-	-	12.5	ns	
Clock UI variation		ΔUΙ	-10 %	_	10 %	Ulhs	
Differential Return Loss	fh _{MIN}	Sdd_TX	_	_	-15.00	dB	
	fh _{MIN}		_	_	-4.50		
	f _{MAX}		_	_	-2.50		
Common-mode Return	1/4f _{INT MIN}	Scc _{TX}	_	-	0.00	dB	
Loss	f _{INT MIN}		_	-	-6.00]	
	f _{MAX}		_	-	-6.00	1	

Table 2.69 LP-TX Characteristics (1 of 2)

Parameter		Symbol	Min	Тур	Max	Unit	Note
Thevenin output high level	Thevenin output high level		1.10	1.20	1.30	V	
Thevenin output low level		V _{OL}	-50	_	50	mV	
Output impedance of LP	high input	Z _{OLP}	110	_	_	Ω	
transmitter	low input	Z _{OLP}	110	_	_	Ω	
15%-85% rise time and fal	l time	T _{RLP}	_	_	25.0	ns	
		T _{FLP}	_	_	25.0	ns	
30%-85% rise time and fal	l time	T _{REOT}	_	_	35.0	ns	
Pulse width of the LP exclusive-OR clock clock pulse after Stop state or last pulse before Stop state		T _{LP-PULSE-TX}	40	_	_	ns	
All other pulses			20	_	_	ns	
Period of the LP exclusive-	OR clock	T _{LP-PER-TX}	90	_	_	ns	

Table 2.69 LP-TX Characteristics (2 of 2)

Parameter		Symbol	Min	Тур	Max	Unit	Note
Slew rate at C _{LOAD} = 0pF	rise	δV/δt _{SR}	_	_	500	mV/ns	
	fall		_	_	500	mV/ns	
Slew rate at C _{LOAD} = 5pF	rise		_	_	300	mV/ns	
	fall		_	_	300	mV/ns	
Slew rate at C _{LOAD} =	rise		_	_	250	mV/ns	
20pF	fall		_	_	250		
Slew rate at C _{LOAD} =	rise		_	_	150	mV/ns	
70pF	fall		_	_	150	mV/ns	
Slew rate at CLOAD = 0 to edge only)	70pF (falling		30	_	_	mV/ns	
Slew rate at CLOAD = 0 to only)	70pF (rising edge		30	_	_	mV/ns	
Slew rate at CLOAD = 0 to 70pF (rising edge only)			30 - 0.075 × (Vo,inst - 700)	_	_	mV/ns	Vo,inst is the instantaneous output voltage in millivolts
Load capacitance		C _{LOAD}	0	_	70	pF	

Table 2.70 LP-RX Characteristics

Parameter	Symbol	Min	Тур	Max	Unit	Note
Logic 1 input voltage	V _{IH}	740	_	_	mV	
Logic 0 input voltage, not in ULP state	V _{IL}	_	_	550	mV	
Logic 0 input voltage, ULP state	V _{IL-ULPS}	_	_	300	mV	
Input hysteresis	V _{HYST}	25.0	_	_	mV	
Input pulse rejection	e _{SPIKE}	_	_	300	Vps	
Minimum pulse width response	T _{MIN-RX}	20	_	_	ns	
Peak interference amplitude	V _{INT}	_	_	200	mV	
Interference frequency	f _{INT}	450	_	_	MHz	

Table 2.71 LP-CD Characteristics

Parameter	Symbol	Min	Тур	Max	Unit	Note
Logic 1 contention threshold	V _{IHCD}	450	_	_	mV	
Logic 0 contention threshold	V _{ILCD}	_	_	200	mV	
Input pulse rejection	e _{SPIKE}	_	_	300	Vps	
Peak interference amplitude	V _{INT}	_	_	200	mV	
Interference frequency	f _{INT}	450	_	_	MHz	

2.6 ADC12 Characteristics

Table 2.72 A/D conversion characteristics for unit 0 (DCDC mode) (1) (1 of 2)

Conditions: PCLKC = 1 to 60 MHz AVCC0 = VREFH0 = 2.7 to 3.6 V

Parameter	Min	Тур	Max	Unit	Test conditions
Frequency	1	_	60	MHz	_
Analog input capacitance	_	_	30	pF	_

Table 2.72 A/D conversion characteristics for unit 0 (DCDC mode) (1) (2 of 2)

Conditions: PCLKC = 1 to 60 MHz AVCC0 = VREFH0 = 2.7 to 3.6 V

Parameter			Min	Тур	Max	Unit	Test conditions
Quantization error			_	±0.5	_	LSB	_
Resolution			_	-	12	Bits	_
Channel-dedicated sample-and-hold circuits in use (AN000 to AN002)	Conversion time*1 (operation at PCLKC = 60 MHz)	Permissible signal source impedance Max. = 1 kΩ	1.06 (0.4 + 0.25)*2	_	_	μs	Sampling of channel- dedicated sample-and-hold circuits in 24 states Sampling in 15 states
	Offset error		_	±1.5	±3.5	LSB	AN000 to AN002 = 0.25 V
	Full-scale error		_	±1.5	±3.5	LSB	AN000 to AN002 = VREFH0 - 0.25 V
	Absolute accuracy	_	±2.5	±8.5	LSB	_	
	DNL differential nonl	nearity error	_	±1.0	±2.0	LSB	_
	INL integral nonlinea	rity error	_	±1.5	±5.0	LSB	_
	Holding characteristi hold circuits	_	_	20	μs	_	
	Dynamic range	0.25	_	VREF H 0 - 0.25	V	_	
High-precision channels, Channeldedicated sample-			0.48 (0.267)*2	_	_	μs	Sampling in 16 states
and-hold circuits not in use (AN000 to AN002, AN004 to		Max. = 400 Ω	0.40 (0.183)*2	_	_	μs	Sampling in 11 states AVCC0 = VREFH0 = 3.0 to 3.6 V
AN008)	Offset error		_	±1.0	±2.5	LSB	_
	Full-scale error		_	±1.0	±3.5	LSB	_
	Absolute accuracy		_	±2.0	±6.5	LSB	_
	DNL differential nonl	nearity error	_	±0.5	±2.0	LSB	_
	INL integral nonlinea	rity error	_	±1.0	±2.5	LSB	_
Normal-precision channels (AN016 to AN019)	Conversion time*1 (operation at PCLKC = 60 MHz)	Permissible signal source impedance Max. = 1 kΩ	0.88 (0.667)*2		_	μs	Sampling in 40 states
	Offset error		_	±1.0	±5.5	LSB	_
	Full-scale error		_	±1.0	±5.5	LSB	_
	Absolute accuracy		_	±2.0	±8.5	LSB	_
	DNL differential nonl	nearity error	_	±0.5	±4.5	LSB	_
	INL integral nonlinea	rity error	_	±1.0	±5.5	LSB	_

Note: These specification values apply when only one A/D is operating and D/A and ACMPHS are not operating and there is no access to the external bus during A/D conversion.

If other A/D, D/A, or ACMPHS is operating or bus access occurs during A/D conversion, values might not fall within the indicated ranges.

The use of ports 0 as digital outputs is not allowed when the 12-Bit A/D converter is used.

The characteristics apply when AVCC0, AVSS0, VREFH0, VREFH, VREFL0, VREFL, and 12-bit A/D converter input voltage is stable.

Note 1. The conversion time includes the sampling and comparison times. The number of sampling states is indicated for the test conditions.

Note 2. Values in parentheses indicate the sampling time.

Table 2.73 A/D conversion characteristics for unit 0 (DCDC mode) (2)

Conditions: PCLKC = 1 to 60 MHz

AVCC0 = 2.7 to 3.6 V, VREFH0 = 2.7 to 3.6 V

Parameter			Min	Тур	Max	Unit	Test conditions
Frequency			1	1-	60	MHz	_
Analog input capacita	ance		_	1-	30	pF	_
Quantization error			_	±0.5	_	LSB	_
Resolution			_	_	12	Bits	_
Channel-dedicated sample-and-hold circuits in use (AN000 to AN002)	Conversion time*1 (operation at PCLKC = 60 MHz)	Permissible signal source impedance Max. = 1 kΩ	1.06 (0.4 + 0.25)*2	_	_	μs	Sampling of channel- dedicated sample-and-hold circuits in 24 states Sampling in 15 states
	Offset error	Offset error			±3.5	LSB	AN000 to AN002 = 0.25 V
	Full-scale error	Full-scale error			±3.5	LSB	AN000 to AN002 = VREFH0 - 0.25 V
	Absolute accuracy		_	±2.5	±11.0	LSB	_
	DNL differential nonl	_	±1.0	±2.0	LSB	_	
	INL integral nonlinea	_	±1.5	±5.0	LSB	_	
	Holding characteristi hold circuits	_	_	20	μs	_	
	Dynamic range	0.25	_	VREF H 0 - 0.25	V	_	
High-precision channels, Channeldedicated sample-	Conversion time*1 (operation at PCLKC = 60 MHz)	Permissible signal source impedance Max. = 1 kΩ	0.48 (0.267)*2	_	_	μs	Sampling in 16 states
and-hold circuits not in use (AN000 to AN002, AN004 to AN008)		Max. = 400 Ω	0.40 (0.183)*2	_	_	μs	Sampling in 11 states AVCC0 = 3.0 to 3.6 V 3.0 V ≤ VREFH0 ≤ AVCC0
,	Offset error		_	±1.0	±2.5	LSB	_
	Full-scale error		_	±1.0	±3.5	LSB	_
	Absolute accuracy		_	±2.0	±7.5	LSB	_
	DNL differential nonl	nearity error	_	±0.5	±2.0	LSB	_
	INL integral nonlinea	rity error	_	±1.0	±2.5	LSB	_
Normal-precision channels (AN016 to AN019)	Conversion time*1 (operation at PCLKC = 60 MHz)	Permissible signal source impedance Max. = 1 kΩ	0.88 (0.667)*2	_	_	μs	Sampling in 40 states
	Offset error	1	_	±1.0	±5.5	LSB	_
	Full-scale error	_	±1.0	±5.5	LSB	_	
	Absolute accuracy	Absolute accuracy			±10.0	LSB	_
	DNL differential nonl	DNL differential nonlinearity error			±4.5	LSB	_
	INL integral nonlinea	_	±1.0	±5.5	LSB	_	

Note: These specification values apply when only one A/D is operating and D/A and ACMPHS are not operating and there is no access to the external bus during A/D conversion.

If other A/D, D/A, or ACMPHS is operating or bus access occurs during A/D conversion, values might not fall within the indicated ranges.

The use of ports 0 as digital outputs is not allowed when the 12-Bit A/D converter is used.

The characteristics apply when AVCC0, AVSS0, VREFH0, VREFH, VREFL0, VREFL, and 12-bit A/D converter input voltage is stable.

Note 1. The conversion time includes the sampling and comparison times. The number of sampling states is indicated for the test conditions.

Note 2. Values in parentheses indicate the sampling time.

Table 2.74 A/D conversion characteristics for unit 1 (DCDC mode) (1)

Conditions: PCLKC = 1 to 60 MHz AVCC0 = VREFH = 2.7 to 3.6 V

Parameter			Min	Тур	Max	Unit	Test conditions
Frequency			1	_	60	MHz	_
Analog input capacitance			_	_	30	pF	_
Quantization error			_	±0.5	_	LSB	_
Resolution			_	_	12	Bits	_
High-precision channels (AN100 to AN102, AN104 to AN106)	Conversion time*1 (operation at PCLKC = 60 MHz)	Permissible signal source impedance Max. = 1 kΩ	0.48 (0.267)*2	_	_	μs	Sampling in 16 states
		Max. = 400 Ω	0.40 (0.183)*2	_	_	μs	Sampling in 11 states AVCC0 = VREFH = 3.0 to 3.6 V
	Offset error	_	±1.0	±2.5	LSB	_	
	Full-scale error		_	±1.0	±3.5	LSB	_
	Absolute accuracy		_	±2.0	±6.5	LSB	_
	DNL differential nonlinear	DNL differential nonlinearity error		±0.5	±2.0	LSB	_
	INL integral nonlinearity e	error	_	±1.0	±2.5	LSB	_
Normal-precision channels (AN116 to AN122)	Conversion time*1 (operation at PCLKC = 60 MHz)	Permissible signal source impedance Max. = 1 kΩ	0.88 (0.667)*2	_	_	μs	Sampling in 40 states
	Offset error		_	±1.0	±5.5	LSB	_
	Full-scale error		_	±1.0	±5.5	LSB	_
Absolute accuracy			_	±2.0	±8.5	LSB	_
	DNL differential nonlinear	rity error	_	±0.5	±4.5	LSB	_
	INL integral nonlinearity e	INL integral nonlinearity error			±5.5	LSB	_

Note: These specification values apply when only one A/D is operating and D/A and ACMPHS are not operating and there is no access to the external bus during A/D conversion.

If other A/D, D/A, or ACMPHS is operating or bus access occurs during A/D conversion, values might not fall within the indicated ranges.

The use of ports 0 as digital outputs is not allowed when the 12-Bit A/D converter is used.

The characteristics apply when AVCC0, AVSS0, VREFH0, VREFH, VREFL0, VREFL, and 12-bit A/D converter input voltage are stable.

Note 1. The conversion time includes the sampling and comparison times. The number of sampling states is indicated for the test

Note 2. Values in parentheses indicate the sampling time.

Table 2.75 A/D conversion characteristics for unit 1 (DCDC mode) (2) (1 of 2)

Conditions: PCLKC = 1 to 60 MHz

AVCC0 = 2.7 to 3.6 V, VREFH = 2.7 to 3.6 V

Parameter	Min	Тур	Max	Unit	Test conditions
Frequency	1	_	60	MHz	_
Analog input capacitance	_	_	30	pF	_
Quantization error	_	±0.5	_	LSB	_
Resolution	_	_	12	Bits	_

Table 2.75 A/D conversion characteristics for unit 1 (DCDC mode) (2) (2 of 2)

Conditions: PCLKC = 1 to 60 MHz

AVCC0 = 2.7 to 3.6 V, VREFH = 2.7 to 3.6 V

Parameter			Min	Тур	Max	Unit	Test conditions
High-precision channels (AN100 to AN102, AN104 to AN106)	Conversion time ^{*1} (operation at PCLKC = 60 MHz) Permissible signal source impedance Max. = $1 \text{ k}\Omega$		0.48 (0.267)*2	_	_	μs	Sampling in 16 states
		Max. = 400 Ω	0.40 (0.183)*2	_	_	μs	Sampling in 11 states AVCC0 = 3.0 to 3.6 V 3.0 V ≤ VREFH ≤ AVCC0
	Offset error	_	±1.0	±2.5	LSB	_	
	Full-scale error		_	±1.0	±3.5	LSB	_
	Absolute accuracy		_	±2.0	±7.5	LSB	_
	DNL differential nonlinear	rity error	_	±0.5	±2.0	LSB	_
	INL integral nonlinearity e	error	_	±1.0	±2.5	LSB	_
Normal-precision channels (AN116 to AN122)	Conversion time*1 (operation at PCLKC = 60 MHz)	Permissible signal source impedance Max. = 1 kΩ	0.88 (0.667)*2	_	_	μs	Sampling in 40 states
	Offset error		_	±1.0	±5.5	LSB	_
	Full-scale error		_	±1.0	±5.5	LSB	_
	Absolute accuracy		_	±2.0	±10.0	LSB	_
	DNL differential nonlinear	rity error	_	±0.5	±4.5	LSB	_
	INL integral nonlinearity e	error	_	±1.0	±5.5	LSB	_

Note: These specification values apply when only one A/D is operating and D/A and ACMPHS are not operating and there is no access to the external bus during A/D conversion.

If other A/D, D/A, or ACMPHS is operating or bus access occurs during A/D conversion, values might not fall within the indicated

The use of ports 0 as digital outputs is not allowed when the 12-Bit A/D converter is used.

The characteristics apply when AVCC0, AVSS0, VREFH0, VREFH, VREFL0, VREFL, and 12-bit A/D converter input voltage are stable.

Note 1. The conversion time includes the sampling and comparison times. The number of sampling states is indicated for the test conditions.

Note 2. Values in parentheses indicate the sampling time.

A/D conversion characteristics for unit 0 (External VDD mode) (1 of 2) **Table 2.76**

Conditions: PCLKC = 1 to 60 MHz

AVCC0 = 2.7 to 3.6 V, VREFH0 = 2.7 to 3.6 V

Parameter	Min	Тур	Max	Unit	Test conditions
Frequency	1	_	60	MHz	_
Analog input capacitance	_	_	30	pF	_
Quantization error	_	±0.5	_	LSB	_
Resolution	_	_	12	Bits	_

Table 2.76 A/D conversion characteristics for unit 0 (External VDD mode) (2 of 2)

Conditions: PCLKC = 1 to 60 MHz

AVCC0 = 2.7 to 3.6 V, VREFH0 = 2.7 to 3.6 V

Parameter			Min	Тур	Max	Unit	Test conditions
Channel-dedicated sample-and-hold circuits in use (AN000 to AN002)	Conversion time*1 (operation at PCLKC = 60 MHz)	Permissible signal source impedance Max. = 1 kΩ	1.06 (0.4 + 0.25)*2	_	_	μѕ	Sampling of channel- dedicated sample-and-hold circuits in 24 states Sampling in 15 states
	Offset error	_	±1.5	±3.5	LSB	AN000 to AN002 = 0.25 V	
	Full-scale error	_	±1.5	±3.5	LSB	AN000 to AN002 = VREFH0 - 0.25 V	
	Absolute accuracy		_	±2.5	±5.5	LSB	_
	DNL differential nonli	nearity error	_	±1.0	±2.0	LSB	_
	INL integral nonlinea	rity error	_	±1.5	±3.0	LSB	_
	Holding characteristic hold circuits	Holding characteristics of sample-and hold circuits			20	μs	_
	Dynamic range	0.25	_	VREF H 0 - 0.25	V	_	
High-precision channels, Channeldedicated sample-	Conversion time*1 (operation at PCLKC = 60 MHz)	Permissible signal source impedance Max. = 1 kΩ	0.48 (0.267)*2	_	_	μs	Sampling in 16 states
and-hold circuits not in use (AN000 to AN002, AN004 to AN008)		Max. = 400 Ω	0.40 (0.183)*2	_	_	μs	Sampling in 11 states AVCC0 = 3.0 to 3.6 V 3.0 V ≤ VREFH0 ≤ AVCC0
	Offset error	Offset error		±1.0	±2.5	LSB	_
	Full-scale error		_	±1.0	±2.5	LSB	_
	Absolute accuracy		_	±2.0	±4.5	LSB	_
	DNL differential nonli	nearity error	_	±0.5	±1.5	LSB	_
	INL integral nonlinea	rity error	_	±1.0	±2.5	LSB	_
Normal-precision channels (AN016 to AN019)	Conversion time*1 (operation at PCLKC = 60 MHz)	Permissible signal source impedance Max. = 1 kΩ	0.88 (0.667)*2	_	_	μs	Sampling in 40 states
	Offset error		_	±1.0	±5.5	LSB	_
	Full-scale error		_	±1.0	±5.5	LSB	_
	Absolute accuracy		-	±2.0	±7.5	LSB	_
	DNL differential nonli	nearity error	_	±0.5	±4.5	LSB	_
	INL integral nonlinea	rity error	_	±1.0	±5.5	LSB	_

These specification values apply when only one A/D is operating and D/A and ACMPHS are not operating and there is no access to Note: the external bus during A/D conversion.

If other A/D, D/A, or ACMPHS is operating or bus access occurs during A/D conversion, values might not fall within the indicated

The use of ports 0 as digital outputs is not allowed when the 12-Bit A/D converter is used. The characteristics apply when AVCC0, AVSS0, VREFH0, VREFH, VREFL0, VREFL, and 12-bit A/D converter input voltage is

Note 1. The conversion time includes the sampling and comparison times. The number of sampling states is indicated for the test conditions.

Note 2. Values in parentheses indicate the sampling time.

Table 2.77 A/D conversion characteristics for unit 1 (External VDD mode) (1 of 2)

Conditions: PCLKC = 1 to 60 MHz

AVCC0 = 2.7 to 3.6 V, VREFH = 2.7 to 3.6 V

Parameter	Min	Тур	Max	Unit	Test conditions
Frequency	1	_	60	MHz	_

Table 2.77 A/D conversion characteristics for unit 1 (External VDD mode) (2 of 2)

Conditions: PCLKC = 1 to 60 MHz

AVCC0 = 2.7 to 3.6 V, VREFH = 2.7 to 3.6 V

Parameter		Min	Тур	Max	Unit	Test conditions	
Analog input capacitance			_	_	30	pF	_
Quantization error			_	±0.5	_	LSB	_
Resolution			_	_	12	Bits	_
High-precision channels (AN100 to AN102, AN104 to AN106)	Conversion time*1 (operation at PCLKC = 60 MHz)	Permissible signal source impedance Max. = 1 kΩ	0.48 (0.267)*2	_	_	μs	Sampling in 16 states
		Max. = 400 Ω	0.40 (0.183)*2	_	_	μs	Sampling in 11 states AVCC0 = 3.0 to 3.6 V 3.0 V ≤ VREFH ≤ AVCC0
	Offset error	ffset error			±2.5	LSB	_
	Full-scale error		_	±1.0	±2.5	LSB	_
	Absolute accuracy	bsolute accuracy			±4.5	LSB	_
	DNL differential nonlinear	_	±0.5	±1.5	LSB	_	
	INL integral nonlinearity e	error	_	±1.0	±2.5	LSB	_
Normal-precision channels (AN116 to AN122)	Conversion time*1 (operation at PCLKC = 60 MHz) Permissible signal source impedance Max. = 1 kΩ		0.88 (0.667)*2	_	_	μs	Sampling in 40 states
	Offset error		_	±1.0	±5.5	LSB	_
Full-scale error			_	±1.0	±5.5	LSB	_
	Absolute accuracy		_	±2.0	±7.5	LSB	_
	DNL differential nonlinear	rity error	_	±0.5	±4.5	LSB	_
	INL integral nonlinearity e	error	_	±1.0	±5.5	LSB	_

Note: These specification values apply when only one A/D is operating and D/A and ACMPHS are not operating and there is no access to the external bus during A/D conversion.

If other A/D, D/A, or ACMPHS is operating or bus access occurs during A/D conversion, values might not fall within the indicated ranges.

The use of ports 0 as digital outputs is not allowed when the 12-Bit A/D converter is used.

The characteristics apply when AVCC0, AVSS0, VREFH0, VREFH, VREFL0, VREFL, and 12-bit A/D converter input voltage are stable

Note 1. The conversion time includes the sampling and comparison times. The number of sampling states is indicated for the test conditions.

Note 2. Values in parentheses indicate the sampling time.

Table 2.78 A/D internal reference voltage characteristics

Parameter	Min	Тур	Max	Unit	Test conditions
A/D internal reference voltage	1.13	1.18	1.28	V	_
Sampling time	4.15	_	_	μs	_

For the characteristics of VBATT 1/3 voltage monitor, please see section 2.11. VBATT Characteristics.




Figure 2.119 Illustration of ADC12 characteristic terms

Absolute accuracy

Absolute accuracy is the difference between output code based on the theoretical A/D conversion characteristics, and the actual A/D conversion result. When measuring absolute accuracy, the voltage at the midpoint of the width of the analog input voltage (1-LSB width), which can meet the expectation of outputting an equal code based on the theoretical A/D conversion characteristics, is used as an analog input voltage. For example, if 12-bit resolution is used and the reference voltage VREFH0 = 3.072 V, then the 1-LSB width becomes 0.75 mV, and 0 mV, 0.75 mV, and 1.5 mV are used as the analog input voltages. If the analog input voltage is 6 mV, an absolute accuracy of ± 5 LSB means that the actual A/D conversion result is in the range of 0x003 to 0x000, though an output code of 0x008 can be expected from the theoretical A/D conversion characteristics.

Integral nonlinearity error (INL)

Integral nonlinearity error is the maximum deviation between the ideal line when the measured offset and full-scale errors are zeroed, and the actual output code.

Differential nonlinearity error (DNL)

Differential nonlinearity error is the difference between the 1-LSB width based on the ideal A/D conversion characteristics and the width of the actual output code.

Offset error

Offset error is the difference between the transition point of the ideal first output code and the actual first output code.

Full-scale error

Full-scale error is the difference between the transition point of the ideal last output code and the actual last output code.

2.7 DAC12 Characteristics

Table 2.79 D/A conversion characteristics

Parameter		Min	Тур	Max	Unit	Test conditions
Resolution		_	_	12	Bits	_
Without output amplifier (for p	oin output, AVCC	0 ≥ 1.65	V)			
Absolute accuracy	VREFH ≥ 2.7V	_		±24	LSB	Resistive load 2 MΩ
	VREFH < 2.7V	_	_	±36		
INL	VREFH ≥ 2.7V	_	±2.0	±8.0	LSB	Resistive load 2 M Ω
	VREFH < 2.7V	_	±2.0	±8.0		
DNL	VREFH ≥ 2.7V	_	±1.0	±2.0	LSB	_
	VREFH < 2.7V		±1.0	±3.0		
Output impedance	•	_	8.5	_	kΩ	_
Conversion time	VREFH ≥ 2.7V	_	_	3.0	μs	Resistive load 2 MΩ, Capacitive load 20 pF
	VREFH < 2.7V	_	_	6.0		
Output voltage range		0	_	VREFH	V	_
Without output amplifier (for i	nternal output, A	VCC0 ≥	1.65V)	<u> </u>	1	
Absolute accuracy	VREFH≥2.7V	_	_	±4.0	LSB	_
	VREFH < 2.7V	_	_	±6.0		
Conversion time	VREFH ≥ 2.7V	_	_	3.0	μs	_
	VREFH < 2.7V	_	_	6.0		
Output voltage range		0	_	VREFH	V	_
With output amplifier (AVCC0) ≥ 2.70V)			•		
INL		_	±2.0	±4.0	LSB	_
DNL		_	±1.0	±2.0	LSB	_
Conversion time		_	_	3.5	μs	-
Resistive load		5	_	_	kΩ	_
Capacitive load		_	_	50	pF	_
Output voltage range	VREFH ≥ 2.7V	0.20	_	VREFH - 0.20	V	_
	VREFH < 2.7V	0.22		VREFH - 0.22		_

2.8 TSN Characteristics

Table 2.80 TSN characteristics

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Relative accuracy	_	_	± 1.0	_	°C	_
Temperature slope	_	_	4.0	_	mV/°C	_
Output voltage (at 25 °C)	_	_	1.24	_	V	_
Temperature sensor start time	t _{START}	_	_	30	μs	_
Sampling time	_	4.15	_	_	μs	_

2.9 OSC Stop Detect Characteristics

Table 2.81 Oscillation stop detection circuit characteristics

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Detection time	t _{dr}	_	_	1	ms	Figure 2.120




Figure 2.120 Oscillation stop detection timing

2.10 POR and PVD Characteristics

Table 2.82 Power-on reset circuit and voltage detection circuit characteristics (1 of 2)

Parameter			Symbol	Min	Тур	Max	Unit	Test conditions
Voltage detection	Power-on reset	Tj = 25°C	V _{POR1}	1.55	1.60	1.68	V	Figure 2.121
level	(POR)	Tj = 125°C		1.55	1.60	1.70		
		Tj = 25°C	V _{POR2}	1.65	1.70	1.79		
		Tj = 125°C		1.65	1.70	1.81		
	Voltage detection of	circuit (PVD0)	V _{det0_0}	2.76	2.85	2.99		Figure 2.122
			V _{det0_1}	2.50	2.58	2.71		
			V _{det0_2}	2.08	2.15	2.27		
			V _{det0_3}	1.94	2.00	2.12		
			V _{det0_4}	1.84	1.90	2.01		
			V _{det0_5}	1.74	1.80	1.91		
			V _{det0_6}	1.65	1.70	1.81		
			V _{det0_7}	1.55	1.60	1.70		
		circuit (PVDn) (n = 1,	V _{detn_3_rise}	3.78	3.92	4.10		Figure 2.123
	2)		V _{detn_3_fall}	3.72	3.86	4.04		
			V _{detn_4_rise}	3.09	3.20	3.35		
			V _{detn_4_fall}	3.03	3.14	3.29		
			V _{detn_5_rise}	3.05	3.16	3.31	-	
		V _{detn_5_fall}	2.99	3.10	3.25			
			V _{detn_6_rise}	3.03	3.14	3.29		
			V _{detn_6_fall}	2.97	3.08	3.23		
			V _{detn_7_rise}	2.81	2.91	3.05		
			V _{detn_7_fall}	2.75	2.85	2.99	-	
			V _{detn_8_rise}	2.79	2.89	3.03	-	
			V _{detn_8_fall}	2.73	2.83	2.97	-	
			V _{detn_9_rise}	2.76	2.86	3.00		
			V _{detn_9_fall}	2.70	2.80	2.94	-	
			V _{detn_10_rise}	2.58	2.67	2.80	-	
			V _{detn_10_fall}	2.53	2.62	2.75	-	
			V _{detn_11_rise}	2.30	2.38	2.51		
			V _{detn_11_fall}	2.25	2.33	2.46	-	
/oltage detection	Voltage detection of	circuit (PVDn) (n = 1,	V _{detn_12_rise}	1.88	1.94	2.05	V	Figure 2.123
evel	2)	5.10dit (1 V 21.1) (11 1,	V _{detn_12_fall}	1.84	1.90	2.01	┤`	1 igui o 2.120
				1.84	1.90	2.01	-	
			V _{detn_13_rise}	1.80	1.86	1.97		
			V _{detn_13_fall}			1.89	_	
			V _{detn_14_rise}	1.72	1.78		_	
			V _{detn_14_fall}	1.68	1.74	1.85		
			V _{detn_15_rise}	1.69	1.75	1.85		
			V _{detn_15_fall}	1.65	1.71	1.81		

Table 2.82 Power-on reset circuit and voltage detection circuit characteristics (2 of 2)

Parameter			Symbol	Min	Тур	Max	Unit	Test conditions
Internal reset	Power-on reset time	•	t _{POR1}	_	_	8.2	ms	Figure 2.121
time*1			t _{POR2}		_	4.5		Figure 2.121
	PVD0 reset time		t _{PVD0}	_	_	*1		Figure 2.121
	PVD1 reset time		t _{PVD1}	_	_	*1		Figure 2.122
	PVD2 reset time		t _{PVD2}	_	_	*1		
Minimum VCC	100mV < VD		t _{VOFFP}	500	_	_	μs	Figure 2.121
down time (POR)*2	50mV < VD ≤ 100m		900	_	_			
	VD ≤ 50mV			2000	_	_		
Minimum VCC down time (PVD)*2	PVD0 (OFS1.PVDLPSEL = 0 in Deep Software Standby mode 1, 2)		t _{VOFF}	400	_	_	μs	Figure 2.122
	PVD0 (Other than a	bove), PVD1, PVD2		200	_	_	μs	Figure 2.122
Response delay	100mV < VD		t _{detp}	_	_	500	μs	Figure 2.121
time (POR)	50mV < VD ≤ 100m	V		_	_	900		
	VD ≤ 50mV			_	_	2000		
Response delay	PVD0	50mV < VD	t _{det}	_	_	200	μs	Figure 2.122,
time (PVD)	(OFS1.PVDLPSEL = 0 in Deep Software Standby mode 1, 2) 50mV ≥ VD			_	_	400		Figure 2.123
	PVD0 (Other than 100mV < VD			_	_	10		
	above), PVD1, PVD2 100mV ≥ VD			_	_	200		
PVD operation stab	PVD operation stabilization time (after PVD is enabled)			_	_	20	μs	Figure 2.123

Note 1. The maximum value of t_{PVD0} is equal to t_{DSBY} because the internal reset time is maximized when returning from Deep Software Standby mode.

The maximum value of t_{PVD1} , t_{PVD2} are equal to t_{DSTBY} because the internal reset time is maximized when returning from Deep Software Standby mode.

Note 2. The minimum VCC down time indicates the time when VCC is below the minimum value of voltage detection levels V_{POR1} , V_{det1} , and V_{det2} for the POR / PVD.




Figure 2.121 Power-on reset timing




Figure 2.122 Voltage detection circuit timing (V_{det0})




Figure 2.123 Voltage detection circuit timing (V_{detn}) (n = 1, 2)

2.11 VBATT Characteristics

Table 2.83 Battery backup function characteristics

Conditions: VCC = VCC_DCDC = VCC_USB = 1.68 to 3.6 V, VBATT = 1.62 to 3.6 V

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Voltage level for switching to battery backup	V _{DETBATT_0}	2.760	2.850	2.990	V	Figure 2.124
OFS1.PVDAS and PVDLPSEL are 0 in Deep Software Standby mode 1, 2 (VDETVATT_n	V _{DETBATT_1}	2.500	2.580	2.710		
follows VDSEL0 setting for PVD0)	V _{DETBATT_2}	2.080	2.150	2.270		
	V _{DETBATT_3}	1.940	2.000	2.120		
	V _{DETBATT_4}	1.840	1.900	2.010		
	V _{DETBATT_5}	1.740	1.800	1.910		
	V _{DETBATT_6}	1.650	1.700	1.810		
Voltage level for switching to battery backup	V _{DETBATT_0}	2.710	2.800	2.940	٧	1
(Other than above)	V _{DETBATT_1}	2.450	2.530	2.660		
	V _{DETBATT_2}	2.030	2.100	2.220		
	V _{DETBATT_3}	1.855	1.950	2.065		
	V _{DETBATT_4}	1.790	1.850	1.960		
	V _{DETBATT_5}	1.690	1.750	1.860		
VCC drop detection stabilization wait time*2	t _{DETWT}	_	_	20	μs	
Lower-limit VBATT voltage for power supply switching caused by VCC voltage drop	V _{BATTSW}	2.0	_	_	V	section 2.11. VBATT Characteristics
VCC-off period for starting power supply switching*1 (OFS1.PVDAS and PVDLPSEL are 0 in Deep Software Standby mode 1, 2)	t _V OFFBATT	400	_	_	μs	
VCC-off period for starting power supply switching*1 (Other than above)		200	_	_		
Backup domain power-down detection level	V _{PDR} (BATR)	1.45	1.50	1.60	V	
Time delay in assertion of the reset signal for the backup domain*3	t _{p (PDRL)}	_	_	2000	μs	
Time delay in negation of the reset signal for the backup domain	t _{p (PDRH)}	_	_	3000		
VBATT monitor operation stabilization time (after VBATTMNSELR.VBATTMNSEL is changed to 1)	tmonwt	_	_	4.2	μs	_
VBATT voltage monitor level	V _{MONBATT}	_	VBATT / 3	_	V	_
VBATT current increase (when VBATTMNSELR.VBTTMNSEL is 1 compared to the case that VBATTMNSELR.VBTTMNSEL is 0)	IVBATTSELB	_	1.50	2.35	μА	_
VCC current increase (when VBATTMNSELR.VBTTMNSEL is 1 compared to the case that VBATTMNSELR.VBTTMNSEL is 0)	IVBATTSELC	_	330	577	μА	_

Note 1. The VCC-off period for starting power supply switching indicates the period in which VCC is below the minimum value of the voltage level for switching to battery backup (V_{DETBATT}).

In addition, this period indicates the time tVOFFP when VCC is below the minimum value of voltage detection levels V_{POR1}.

Note 2. Stable time when VBTBPCR2.VDETLVL is changed or VBTBPCR2.VDETLVL is changed from 0 to 1.

Note 3. When the VBATT_R recovers within this period, the backup domain reset signal may not be generated.




Figure 2.124 Battery backup function characteristics




Figure 2.125 Backup Domain Reset Characteristics

2.12 ACMPHS Characteristics

Table 2.84 ACMPHS

Parameter			Symbol	Min	Тур	Max	Unit	Test conditions
Reference voltage ranç	ge		VREF	0	_	AVCC0	V	_
Input voltage range			VI	0	_	AVCC0	V	_
	ACMPHS1	ACMPHS1 IVCMP1 to IVCMP3		0	_	AVCC0		_
	IV	IVCMP0		0	_	AVCC0		VCC >= AVCC0
				0	_	VCC		VCC < AVCC0
Output delay*1			Td	_	50	100	ns	VI = VREF ± 100mV
Internal reference voltage			Vref	1.13	1.18	1.28	V	_

Note 1. This value is the internal propagation delay.

2.13 Flash Memory Characteristics

2.13.1 Code Flash Memory Characteristics

Table 2.85 Code flash memory characteristics

Conditions: Program or erase: FCLK = 4 to 60 MHz

			FCLK =	4 MHz		20 MHz ≤	FCLK ≤	60 MHz		Test
Parameter		Symbol	Min	Typ*6	Max	Min	Typ*6	Max	Unit	conditions
Programming time	128-byte	t _{P128}	_	0.75	13.2	_	0.34	6.0	ms	
N _{PEC} ≤ 100 times	8-KB	t _{P8K}	_	49	176	_	22	80	ms	
	32-KB	t _{P32K}	_	194	704	_	88	320	ms	
Programming time	128-byte	t _{P128}	_	0.91	15.8	_	0.41	7.2	ms	
N _{PEC} > 100 times	8-KB	t _{P8K}	_	60	212	_	27	96	ms	
	32-KB	t _{P32K}	_	234	848	_	106	384	ms	
Erasure time	8-KB	t _{E8K}	_	78	216	_	43	120	ms	
N _{PEC} ≤ 100 times	32-KB	t _{E32K}	_	283	864	_	157	480	ms	
Erasure time	8-KB	t _{E8K}	_	94	260	_	52	144	ms	
N _{PEC} > 100 times		t _{E32K}	_	341	1040	_	189	576	ms	
Reprogramming/erasure cycle	*4	N _{PEC}	10000*1	_	_	10000 ^{*1}	_	_	Times	
Suspend delay during program	nming	t _{SPD}	_	_	264	_	_	120	μs	
Programming resume time		t _{PRT}	_	_	110	_	_	50	μs	
First suspend delay during era priority mode	sure in suspend	t _{SESD1}	_	_	216	_	_	120	μs	
Second suspend delay during priority mode	erasure in suspend	t _{SESD2}	_	_	1.7	_	_	1.7	ms	
Suspend delay during erasure mode	in erasure priority	t _{SEED}	_	_	1.7	_	_	1.7	ms	
First erasing resume time durir priority mode ^{*5}	ng erasure in suspend	t _{REST1}	_	_	1.7	_	_	1.7	ms	
Second erasing resume time d suspend priority mode	uring erasure in	t _{REST2}	_	_	144	_	_	80	μs	
Erasing resume time during en priority mode	t _{REET}	_	_	144	_	_	80	μs		
Forced stop command	t _{FD}	_	_	32	_	_	20	μs		
Data hold time ^{*2}	t _{DRP}	10*2 *3	_	_	10*2 *3	_	_	Years	Tj = +125°C	
			20*2 *3	_	_	20*2 *3	_	_		Tj = +105°C
			30*2 *3	_	_	30*2 *3	_	_		Tj = +85°C

Note 1. This is the minimum number of times to guarantee all the characteristics after reprogramming. The guaranteed range is from 1 to the minimum value.

Note 2. This indicates the minimum value of the characteristic when reprogramming is performed within the specified range.

Note 3. This result is obtained from reliability testing.

Note 4. The reprogram/erase cycle is the number of erasures for each block. When the reprogram/erase cycle is n times (n = 10,000), erasing can be performed n times for each block. For example, when 128-byte programming is performed 64 times for different addresses in 8-KB blocks, and then the entire block is erased, the reprogram/erase cycle is counted as one. However, programming the same address several times as one erasure is not enabled. Overwriting is prohibited.

Note 5. Time for resumption includes time for reapplying the erasing pulse (up to one full pulse) that was cut off at the time of suspension.

Note 6. The reference value at VCC = 3.3V and room temperature.




Figure 2.126 Suspension and forced stop timing for flash memory programming and erasure

2.13.2 Data Flash Memory Characteristics

Table 2.86 Data flash memory characteristics (1 of 2)

Conditions: Program or erase: FCLK = 4 to 60 MHz

			FCLK = 4 I	VIHz		20 MHz ≤ I	FCLK ≤ 60 I	MHz		Test
Parameter		Symbol	Min	Typ*6	Max	Min	Typ*6	Max	Unit	condition
Programming	4-byte	t _{DP4}	_	0.36	3.8	_	0.16	1.7	ms	
time	8-byte	t _{DP8}	_	0.38	4.0	_	0.17	1.8		
	16-byte	t _{DP16}	_	0.42	4.5	_	0.19	2.0		
Erasure time	64-byte	t _{DE64}	_	3.1	18	_	1.7	10	ms	
	128-byte	t _{DE128}	_	4.7	27	_	2.6	15		
	256-byte	t _{DE256}	_	8.9	50	_	4.9	28		
Blank check time	4-byte	t _{DBC4}	_	_	84	_	_	30	μs	
Reprogrammin cycle*1	g/erasure	N _{DPEC}	125000 ^{*2}	_	_	125000 ^{*2}	_	_	_	
Suspend	4-byte	t _{DSPD}	_	_	264	_	_	120	μs	
delay during programming	8-byte		_	_	264	_	_	120	7	
·	16-byte		_	_	264	_	_	120		
Programming r	esume time	t _{DPRT}	_	_	110	_	_	50	μs	

Table 2.86 Data flash memory characteristics (2 of 2)

Conditions: Program or erase: FCLK = 4 to 60 MHz

Read: FCLK ≤ 60 MHz

			FCLK = 4	I MHz		20 MHz ≤	≤ FCLK ≤ 60	MHz		Test
Parameter		Symbol	Min	Typ*6	Max	Min	Typ*6	Max	Unit	condition
First suspend	64-byte	t _{DSESD1}	_	_	216	_	_	120	μs	
delay during erasure in	128-byte		_	_	216	_	_	120		
suspend priority mode	256-byte			_	216	_		120		
Second	64-byte	t _{DSESD2}	_	_	300	_	_	300	μs	
suspend delay during	128-byte		_	_	390	_	_	390		
erasure in suspend priority mode 256-byte			_	_	570	_	_	570		
Suspend	64-byte	t _{DSEED}	_	_	300	_	_	300	μs	
delay during erasing in	128-byte		_	_	390	_	_	390		
erasure 256-b priority mode	256-byte		_	_	570	_	_	570		
First erasing reduring erasure priority mode*5	in suspend	t _{DREST1}	_	_	300	_	_	300	μs	
Second erasing time during era suspend priorit erasing resume during erasure priority mode	asure in by modeFirst e time	t _{DREST2}	_	_	126	_	_	70	μs	
Erasing resumduring erasure priority mode		t _{DREET}	_	_	126	_	_	70	μs	
Forced stop co	mmand	t _{FD}	_	_	32	_	_	20	μs	
Data hold time	*3	t _{DRP}	10*3 *4	-	_	10*3 *4	_	_	Year	Tj = +125°C
			20*3 *4	-	_	20*3 *4	_	-		Tj = +105°C
			30*3 *4	_	_	30*3 *4	_	_		Tj = +85°C

- Note 1. The reprogram/erase cycle is the number of erasures for each block. When the reprogram/erase cycle is n times (n = 125,000), erasing can be performed n times for each block. For example, when 4-byte programming is performed 16 times for different addresses in 64-byte blocks, and then the entire block is erased, the reprogram/erase cycle is counted as one. However, programming the same address several times as one erasure is not enabled. Overwriting is prohibited.
- Note 2. This is the minimum number of times to guarantee all the characteristics after reprogramming. The guaranteed range is from 1 to the minimum value.
- Note 3. This indicates the minimum value of the characteristic when reprogramming is performed within the specified range.
- Note 4. This result is obtained from reliability testing.
- Note 5. Time for resumption includes time for reapplying the erasing pulse (up to one full pulse) that was cut off at the time of suspension.
- Note 6. The reference value at VCC = 3.3 V and room temperature.

2.13.3 Option Setting Memory (Code flash memory) Characteristics

Table 2.87 Option setting memory (Code flash memory) characteristics (1 of 2)

Conditions: Program: FCLK = 4 to 60 MHz

		FCLK = 4 MHz			20 MHz ≤ FCLK ≤ 60 MHz				
Parameter	Symbol	Min	Typ*4	Max	Min	Typ*4	Max	Unit	Test conditions
Programming time N _{OPC} ≤ 200 times	t _{OP}	_	83	309	_	45	162	ms	

Table 2.87 Option setting memory (Code flash memory) characteristics (2 of 2)

Conditions: Program: FCLK = 4 to 60 MHz

Read: FCLK ≤ 60 MHz

		FCLK = 4 MHz			20 MHz ≤	20 MHz ≤ FCLK ≤ 60 MHz			
Parameter	Symbol	Min	Typ*4	Max	Min	Typ*4	Max	Unit	Test conditions
Programming time N _{OPC} > 200 times	t _{OP}	_	100	371	_	55	195	ms	
Reprogramming cycle	N _{OPC}	20000*1	_	_	20000*1	_	_	Times	
Data hold time*2	t _{DRP}	10*2 *3	_	_	10*2 *3	_	_	Years	Tj = +125°C
		20*2 *3	_	_	20*2 *3	_	_		Tj = +105°C
		30*2 *3	_	_	30*2 *3	_	_		Tj = +85°C

Note 1. This is the minimum number of times to guarantee all the characteristics after reprogramming. The guaranteed range is from 1 to the minimum value

2.13.4 Option Setting Memory (Data flash memory) Characteristics

Table 2.88 Option Setting Memory (Data flash memory) characteristics

Conditions: Program: FCLK = 4 to 60 MHz

Read: FCLK ≤ 60 MHz

		FCLK =	FCLK = 4 MHz		20 MHz 5	20 MHz ≤ FCLK ≤ 60 MHz			
Parameter	Symbol	Min	Typ*4	Max	Min	Typ*4	Max	Unit	Test conditions
Command time for configuration set (4 / 16 Byte)	t _{DCCT}	_	68	515		35	255	ms	
Update Cycles in Configuration area	N _{cupc}	125000 *1	_	_	125000 *1	_	_	Times	
Data hold time*2	t _{DRP}	10*2 *3	_	_	10*2 *3	_	_	Years	Tj = +125°C
		20*2 *3	_	_	20*2 *3	_	_		Tj = +105°C
		30 ^{*2} *3	_	_	30 ^{*2} *3	_	_	1	Tj = +85°C

Note 1. This is the minimum number of times to guarantee all the characteristics after reprogramming. The guaranteed range is from 1 to the minimum value.

2.13.5 Anti-rollback counter Characteristics

Table 2.89 Anti-rollback counter characteristics (1 of 2)

Conditions: Program: FCLK = 4 to 60 MHz

		FCLK = 4 MHz			20 MHz ≤	20 MHz ≤ FCLK ≤ 60 MHz			
Parameter	Symbol	Min	Typ*4	Max	Min	Typ*4	Max	Unit	Test conditions
Command time for increment counter and refresh counter	t _{IRCT}	_	11.9	81	_	6.3	42	ms	
Command time for read counter	t _{RCT}	_	_	25	_	_	5	μs	
Update Cycles (total of increment and refreshing)	N _{cupc}	125000 *1	_	_	125000 *1	_	_	Times	

Note 2. This indicates the minimum value of the characteristic when reprogramming is performed within the specified range.

Note 3. This result is obtained from reliability testing.

Note 4. The reference value at VCC = 3.3 V and room temperature.

Note 2. This indicates the minimum value of the characteristic when reprogramming is performed within the specified range.

Note 3. This result is obtained from reliability testing.

Note 4. The reference value at VCC = 3.3 V and room temperature.

Table 2.89 Anti-rollback counter characteristics (2 of 2)

Conditions: Program: FCLK = 4 to 60 MHz

Read: FCLK ≤ 60 MHz

		FCLK = 4 MHz			20 MHz ≤ FCLK ≤ 60 MHz				
Parameter	Symbol	Min	Typ*4	Max	Min	Typ*4	Max	Unit	Test conditions
Data hold time*2	t _{DRP}	10*2 *3	_	_	10*2 *3	_	_	Years	Tj = +125°C
		20*2 *3	_	_	20*2 *3	_	_		Tj = +105°C
		30*2 *3	_	_	30*2 *3	_	_		Tj = +85°C

- Note 1. This is the minimum number of times to guarantee all the characteristics after reprogramming. The guaranteed range is from 1 to the minimum value.
- Note 2. This indicates the minimum value of the characteristic when reprogramming is performed within the specified range.
- Note 3. This result is obtained from reliability testing.

 Note 4. The reference value at VCC = 3.3 V and room temperature.

2.14 **Boundary Scan**

Table 2.90 Boundary scan characteristics

Parameter	vcc	Symbol	Min	Тур	Max	Unit	Test conditions
TCK clock cycle time	1.68 V or above	t _{TCKcyc}	100	_	_	ns	Figure 2.127
TCK clock high pulse width	1.68 V or above	t _{TCKH}	0.45	_	_	t _{TCKcyc}	
TCK clock low pulse width	1.68 V or above	t _{TCKL}	0.45	_	_	t _{TCKcyc}	
TCK clock rise time	1.68 V or above	t _{TCKr}	_	_	0.05*2	t _{TCKcyc}	-
TCK clock fall time	1.68 V or above	t _{TCKf}	_	_	0.05*2	t _{TCKcyc}	
TMS setup time	1.68 V or above	t _{TMSS}	20	_	_	ns	Figure 2.128
TMS hold time	1.68 V or above	t _{TMSH}	20	_	_	ns	
TDI setup time	1.68 V or above	t _{TDIS}	20	_	_	ns	
TDI hold time	1.68 V or above	t _{TDIH}	20	_	_	ns	
TDO data delay	1.68 V or above	t _{TDOD}	_	_	40	ns	
Capture register setup time	1.68 V or above	t _{CAPTS}	20	_	_	ns	Figure 2.129
Capture register hold time	1.68 V or above	t _{CAPTH}	20	_	_	ns	-
Update register delay time	1.68 V or above	t _{UPDATED}	_	_	40	ns	
Boundary scan circuit startup time*1	1.68 V or above	T _{BSSTUP}	t _{RESWP}	_	_	_	Figure 2.130

Note 1. Boundary scan does not function until the power-on reset becomes negative.

Note 2. 1 µs at the longest




Figure 2.127 Boundary scan TCK timing




Figure 2.128 Boundary scan input/output timing (1)




Figure 2.129 Boundary scan input/output timing (2)




Figure 2.130 Boundary scan circuit startup timing

2.15 Joint European Test Action Group (JTAG)

Table 2.91 JTAG

Parameter	vcc	Symbol	Min	Тур	Max	Unit	Test conditions
TCK clock cycle time	2.7 V or above	t _{TCKcyc}	40.0	_	_	ns	Figure 2.131
	1.68 V or above		40.0	_	_	ns	
TCK clock high pulse width	2.7 V or above	t _{TCKH}	0.375	_	_	t _{TCKcyc}	
	1.68 V or above		0.375	_	_	t _{TCKcyc}	
TCK clock low pulse width	2.7 V or above	t _{TCKL}	0.375	_	_	t _{TCKcyc}	
	1.68 V or above		0.375	_	_	t _{TCKcyc}	
TCK clock rise time	2.7 V or above	t _{TCKr}	_	_	0.125 ^{*1}	t _{TCKcyc}	
	1.68 V or above			_	0.125 ^{*1}	t _{TCKcyc}	
TCK clock fall time	2.7 V or above	t _{TCKf}		_	0.125 ^{*1}	t _{TCKcyc}	
	1.68 V or above		_	_	0.125 ^{*1}	t _{TCKcyc}	
TMS setup time	2.7 V or above	t _{TMSS}	8.0	_	_	ns	Figure 2.132
	1.68 V or above		8.0	_	_	ns	
TMS hold time	2.7 V or above	t _{TMSH}	8.0	_	_	ns	
	1.68 V or above		8.0	_	_	ns	
TDI setup time	2.7 V or above	t _{TDIS}	8.0	_	_	ns	
	1.68 V or above		8.0	_	_	ns	
TDI hold time	2.7 V or above	t _{TDIH}	8.0	_	_	ns	
	1.68 V or above	1	8.0	_		ns	
TDO data delay time	2.7 V or above	t _{TDOD}	-	_	20.0	ns	
	1.68 V or above		_	_	28.0	ns	

Note 1. 1 µs at the longest




Figure 2.131 JTAG TCK timing




Figure 2.132 JTAG input/output timing

2.16 Serial Wire Debug (SWD)

Table 2.92 SWD

Parameter	vcc	Symbol	Min	Тур	Max	Unit	Test conditions
SWCLK clock cycle time	2.7 V or above	t _{SWCKcyc}	40.0	_	_	ns	Figure 2.133
	1.68 V or above		40.0	_	_	ns	
SWCLK clock high pulse width	2.7 V or above	tswckh	0.375	_	_	tswckcyc	
	1.68 V or above		0.375	_	_	t _{SWCKcyc}	
SWCLK clock low pulse width	2.7 V or above	tswckl	0.375	_	_	tswckcyc	
	1.68 V or above		0.375	_	_	tswckcyc	
SWCLK clock rise time	2.7 V or above	tswckr	_	_	0.125 ^{*1}	t _{SWCKcyc}	
	1.68 V or above		_	_	0.125 ^{*1}	t _{SWCKcyc}	
SWCLK clock fall time	2.7 V or above	t _{SWCKf}	_	_	0.125 ^{*1}	tswckcyc	
	1.68 V or above		_	_	0.125 ^{*1}	t _{SWCKcyc}	
SWDIO setup time	2.7 V or above	t _{SWDS}	8.0	_	_	ns	Figure 2.134
	1.68 V or above		8.0	_	_	ns	
SWDIO hold time	2.7 V or above	t _{SWDH}	8.0	_	_	ns	
	1.68 V or above		8.0	_	_	ns	
SWDIO data delay time	2.7 V or above	t _{SWDD}	2.0	_	28.0	ns	
	1.68 V or above		2.0	_	32.0	ns	

Note 1. 1 µs at the longest




Figure 2.133 SWD SWCLK timing




Figure 2.134 SWD input/output timing

2.17 Embedded Trace Macro Interface (ETM)

Table 2.93 ETM (1 of 2)

Conditions: High-speed high drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parameter	vcc	Symbol	Min	Тур	Max	Unit	Test conditions
TCLK clock cycle time	2.7 V or above	t _{TCLKcyc}	16.6	_	_	ns	Figure 2.135
	1.68 V or above		16.6	_	_	ns	
TCLK clock high pulse width	2.7 V or above	tTCLKH	7.3	_	_	ns	
	1.68 V or above		6.3	_	_	ns	
TCLK clock low pulse width	2.7 V or above	t _{TCLKL}	7.3	_	_	ns	
	1.68 V or above		6.3	_	_	ns	
TCLK clock rise time	2.7 V or above	t _{TCLKr}	_	_	1.0	ns	
	1.68 V or above		_	_	2.0	ns	
TCLK clock fall time	2.7 V or above	t _{TCLKf}	_		1.0	ns	
	1.68 V or above		_	_	2.0	ns	

Table 2.93 ETM (2 of 2)

Conditions: High-speed high drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parameter	vcc	Symbol	Min	Тур	Max	Unit	Test conditions
TDATA[3:0] output setup time	2.7 V or above	t _{TRDS}	2.5	_	_	ns	Figure 2.136
	1.68 V or above		2.5	_	_	ns	
TDATA[3:0] output hold time	2.7 V or above	t _{TRDH}	1.5	_	_	ns	
	1.68 V or above		1.5	_	_	ns	




Figure 2.135 ETM TCLK timing




Figure 2.136 ETM output timing

Appendix 1. Port States in Each Processing Mode

Function	Pin function	Reset	Software Standby mode(SSTBY)		Deep Software Star 1,2,3 (DSTBY1,2,3)	ndby mode	After Deep Software Standby mode is canceled (return to startup mode)		
			OPE=0	OPE=1	DSTBY1	DSTBY2/ DSTBY3	IOKEE P = 0	IOKEEP = 1*1	
Mode	MD	Pull-up	Keep-I		Keep	•	Pull-up	Keep	
JTAG/SWD	TCK/TMS/TDI/SWCLK	Pull-up	TCK/TDI/1	ΓMS/SWCLK input	TCK/TDI/TMS/SWCI	LK input	TCK/TD	I/TMS/SWCLK input	
	TDO	Output	TDO outpo	ut	TDO output		TDO out	tput	
	SWDIO	Pull-up	SWDIO in	out	SWDIO inout		SWDIO	inout	
Trace	TCLK/TDATAx/SWO	TCLK/ TDATAx/SWO output	TCLK/TDA	ATAx/SWO output	TCLK/TDATAx/SWO	output	TCLK/TI	DATAx/SWO output	
IRQ	IRQx	Hi-Z	Hi-Z*2		Keep		Hi-Z	Keep	
	IRQx-DS (x:Other than 5)	Hi-Z	Hi-Z*2		Keep*3		Hi-Z	Keep	
	IRQ5-DS	Hi-Z	Hi-Z*2		Keep*3		Hi-Z	,	
AGT	AGTIOn	Hi-Z	AGTIOn ir	nout	Keep		Hi-Z	Keep	
	AGTOn/AGTOAn/ AGTOBn	Hi-Z	AGTOn/AG	GTOAn/AGTOBn	Кеер		Hi-Z	Keep	
ULPT	ULPTEEn/ULPTEVIn	Hi-Z	ULPTEEn.	/ULPTEVIn input	Кеер		Hi-Z	Keep	
	ULPTEEn-DS/ ULPTEVIn-DS	Hi-Z	ULPTEEn input	-DS/ULPTEVIn-DS	ULPTEEn-DS/ ULPTEVIn-DS input		Hi-Z	Keep	
	ULPTOn/ ULPTOAn/ ULPTOBn	Hi-Z	ULPTOn/l output	JLPTOAn/ULPTOBn	Кеер		Hi-Z	Keep	
	ULPTOn-DS/ ULPTOAn-DS/ ULPTOBn-DS	Hi-Z	I	JLPTOAn-DS/ -DS output	ULPTOn/ ULPTOAn-DS/ ULPTOBn-DS output	Кеер	Hi-Z	From DSTBY1: ULPTOn/ ULPTOAn-DS/ ULPTOBn-DS output From DSTBY2,3: Keep	
IIC	SCLn/SDAn	Hi-Z	Keep-O*2		Keep		Hi-Z	Keep	
I3C	I3C_SCL0/I3C_SDA0	Hi-Z	Keep-O*2		Hi-Z		Hi-Z		
USBFS	USB_OVRCURx	Hi-Z	Hi-Z*2		Кеер		Hi-Z	Keep	
	USB_OVRCURx-DS/ USB_VBUS	Hi-Z	Hi-Z*2		Keep*3	Keep	Hi-Z	Keep	
	USB_DP/USB_DM	Hi-Z	Keep-O*4		Keep*3 Keep		Hi-Z	Keep	
USBHS	USBHS_OVRCURx	Hi-Z	Hi-Z*2		Keep		Hi-Z	Keep	
	USBHS_OVRCURx- DS /USBHS_VBUS	Hi-Z	Hi-Z*2		Keep*3	Keep	Hi-Z	Keep	
	USBHS_DP/ USBHS_DM	Hi-Z	Keep-O*4		Keep*5 Keep		Hi-Z	Keep	
RTC	RTCICx	Hi-Z	Hi-Z*2		Keep*3		Hi-Z	Keep	
	RTCOUT	Hi-Z	RTCOUT	output	Кеер		Hi-Z	Keep	
ACMPHS	VCOUT	Hi-Z	VCOUT or	utput	Keep		Hi-Z	Keep	
CLKOUT	CLKOUT	Hi-Z	CLKOUT	output	Keep		Hi-Z	Keep	
DAC	DAn	Hi-Z	D/A outpu	t retained	Hi-Z		Hi-Z		

Function	Pin function	Reset	Software S mode(SST		1,2,3 (DSTBY1,2,3)		After Deep Software Standby mode is canceled (return to startup mode)	
			OPE=0 OPE=1		DSTBY1	DSTBY2/ DSTBY3	IOKEE P = 0	IOKEEP = 1*1
External bus	EBCLK/SDCLK	Hi-Z	High-level	output	Keep		Hi-Z	Keep
(CS, SDRAM	Dxx/DQxx	Hi-Z	Hi-Z		Hi-Z		Hi-Z	
area)	Axx/DQMx	Hi-Z	Hi-Z	Keep-O	Keep		Hi-Z	Keep
	BCx/CSx/RD/WRx/WE	Hi-Z	Hi-Z	High-level output	Кеер		Hi-Z	Keep
	ALE	Hi-Z	Hi-Z	Low-level output	Кеер		Hi-Z	Keep
	CKE/SDCS/RAS/CAS	Hi-Z	Hi-Z	SDSELF.SFEN = 0: High-level output SDSELF.SFEN = 1: Low-level output	Keep		Hi-Z	Кеер
P400/P401	Other than function IRQ5-DS	Hi-Z	Keep-O*2		Hi-Z		Hi-Z	
Others	_	Hi-Z	Keep-O		Keep		Hi-Z	Keep

Note: Hi-Z: High-impedance

Keep-O: Output pins retain their previous values. Input pins go to high-impedance.

Keep-I: Pin states are retained same as during periods in Normal mode.

Keep: Pin states are retained same as during periods in Software Standby mode.

- Note 1. Retains the I/O port state until the DPSBYCR.IOKEEP bit is cleared to 0.
- Note 2. Input is enabled if the pin is specified as the Software Standby canceling source while it is used as an external interrupt pin.
- Note 3. Input is enabled if the pin is specified as the Deep Software Standby canceling source.
- Note 4. Input is enabled while the pin is used as an input pin.
- Note 5. For host operation, set the USBHS.SYSCFG.DRPD bit to 1 to enable the USBHS_DP and USBHS_DM pull-down resistors. For device operation, set the USBHS.SYSCFG.DPRPU bit to 1 to enable the DP pull-up resistor.

Appendix 2. Package Dimensions

Information on the latest version of the package dimensions or mountings is displayed in "Packages" on the Renesas Electronics Corporation website.




Figure 2.1 LQFP 176-pin




Figure 2.2 BGA 224-pin

Appendix 3. I/O Registers

This appendix describes I/O register address and access cycles by function.

3.1 Peripheral Base Addresses

This section provides the base addresses for peripherals described in this manual. Table 3.1 shows the name, description, and the base address of each peripheral.

Table 3.1 Peripheral base address (1 of 3)

Description	Name of Secure registers	Base address of Secure registers	Name of Non-secure registers	Base address of Non-secure registers
Renesas Memory Protection Unit	RMPU	0x4000_0000	RMPU_NS	0x5000_0000
SRAM Control	SRAM	0x4000_2000	SRAM_NS	0x5000_2000
BUS Control	BUS	0x4000_3000	BUS_NS	0x5000_3000
Common Interrupt Controller	ICU_COMMON	0x4000_6000	ICU_COMMON_NS	0x5000_6000
CPU System Security Control Unit	CPSCU	0x4000_8000	CPSCU_NS	0x5000_8000
Direct memory access controller 00	DMAC00	0x4000_A000	DMAC00_NS	0x5000_A000
Direct memory access controller 01	DMAC01	0x4000_A040	DMAC01_NS	0x5000_A040
Direct memory access controller 02	DMAC02	0x4000_A080	DMAC02_NS	0x5000_A080
Direct memory access controller 03	DMAC03	0x4000_A0C0	DMAC03_NS	0x5000_A0C0
Direct memory access controller 04	DMAC04	0x4000_A100	DMAC04_NS	0x5000_A100
Direct memory access controller 05	DMAC05	0x4000_A140	DMAC05_NS	0x5000_A140
Direct memory access controller 06	DMAC06	0x4000_A180	DMAC06_NS	0x5000_A180
Direct memory access controller 07	DMAC07	0x4000_A1C0	DMAC07_NS	0x5000_A1C0
DMAC Module Activation 0	DMA0	0x4000_A800	DMA0_NS	0x5000_A800
Data Transfer Controller 0	DTC0	0x4000_AC00	DTC0_NS	0x5000_AC00
Interrupt Controller	ICU	0x4000_C000	ICU_NS	0x5000_C000
CPU Control Registers	CPU_CTRL	0x4000_F000	CPU_CTRL_NS	0x5000_F000
On-Chip Debug	OCD_CPU	0x4001_1000	OCD_CPU_NS	0x5001_1000
DAP Function	DAP_CPU	0x8001_1000		
Debug Function	CPU_DBG	0x4001_B000	CPU_DBG_NS	0x5001_B000
System Control	SYSC	0x4001_E000	SYSC_NS	0x5001_E000
Temperature Sensor Data	TSD	0x4011_B000	TSD_NS	0x5011_B000
Event Link Controller	ELC	0x4020_1000	ELC_NS	0x5020_1000
Realtime Clock	RTC	0x4020_2000	RTC_NS	0x5020_2000
Independent Watchdog Timer	IWDT	0x4020_2200	IWDT_NS	0x5020_2200
Clock Frequency Accuracy Measurement Circuit	CAC	0x4020_2400	CAC_NS	0x5020_2400
Watchdog Timer 0	WDT0	0x4020_2600	WDT0_NS	0x5020_2600
Module Stop Control A,B,C,D,E	MSTP	0x4020_3000	MSTP_NS	0x5020_3000
Peripheral Security Control Unit	PSCU	0x4020_4000	PSCU_NS	0x5020_4000
Port Output Enable Module for GPT	POEG	0x4021_2000	POEG_NS	0x5021_2000
Ultra-Low Power Timer 0	ULPT0	0x4022_0000	ULPT0_NS	0x5022_0000
Ultra-Low Power Timer 1	ULPT1	0x4022_0100	ULPT1_NS	0x5022_0100
Low Power Asynchronous General purpose Timer 0	AGT0	0x4022_1000	AGT0_NS	0x5022_1000

Table 3.1 Peripheral base address (2 of 3)

Description	Name of Secure registers	Base address of Secure registers	Name of Non-secure registers	Base address of Non-secure registers
Low Power Asynchronous General purpose Timer 1	AGT1	0x4022_1100	AGT1_NS	0x5022_1100
Temperature Sensor	TSN	0x4023_5000	TSN_NS	0x5023_5000
High-Speed Analog Comparator 0	ACMPHS0	0x4023_6000	ACMPHS0_NS	0x5023_6000
High-Speed Analog Comparator 1	ACMPHS1	0x4023_6100	ACMPHS1_NS	0x5023_6100
USB 2.0 FS Module	USBFS	0x4025_0000	USBFS_NS	0x5025_0000
SD Host Interface 0	SDHI0	0x4025_2000	SDHI0_NS	0x5025_2000
SD Host Interface 1	SDHI1	0x4025_2400	SDHI1_NS	0x5025_2400
Serial Sound Interface Enhanced (SSIE) 0	SSIE0	0x4025_D000	SSIE0_NS	0x5025_D000
Serial Sound Interface Enhanced (SSIE) 1	SSIE1	0x4025_D100	SSIE1_NS	0x5025_D100
Inter-Integrated Circuit 0	IIC0	0x4025_E000	IIC0_NS	0x5025_E000
Inter-Integrated Circuit 0 Wake-up Unit	IIC0WU	0x4025_E014	IIC0WU_NS	0x5025_E014
Inter-Integrated Circuit 1	IIC1	0x4025_E100	IIC1_NS	0x5025_E100
Octal Serial Peripheral Interface 0	OSPI0_B	0x4026_8000	OSPI0_B_NS	0x5026_8000
Decryption On-The-Fly 0	DOTF0	0x4026_8800	DOTF0_NS	0x5026_8800
CRC Calculator	CRC	0x4031_0000	CRC_NS	0x5031_0000
Data Operation Circuit	DOC_B	0x4031_1000	DOC_B_NS	0x5031_1000
General PWM 32-bit Timer 0	GPT320	0x4032_2000	GPT320_NS	0x5032_2000
General PWM 32-bit Timer 1	GPT321	0x4032_2100	GPT321_NS	0x5032_2100
General PWM 32-bit Timer 2	GPT322	0x4032_2200	GPT322_NS	0x5032_2200
General PWM 32-bit Timer 3	GPT323	0x4032_2300	GPT323_NS	0x5032_2300
General PWM 32-bit Timer 4	GPT324	0x4032_2400	GPT324_NS	0x5032_2400
General PWM 32-bit Timer 5	GPT325	0x4032_2500	GPT325_NS	0x5032_2500
General PWM 32-bit Timer 6	GPT326	0x4032_2600	GPT326_NS	0x5032_2600
General PWM 32-bit Timer 7	GPT327	0x4032_2700	GPT327_NS	0x5032_2700
General PWM 16-bit Timer 8	GPT168	0x4032_2800	GPT168_NS	0x5032_2800
General PWM 16-bit Timer 9	GPT169	0x4032_2900	GPT169_NS	0x5032_2900
General PWM 16-bit Timer 10	GPT1610	0x4032_2A00	GPT1610_NS	0x5032_2A00
General PWM 16-bit Timer 11	GPT1611	0x4032_2B00	GPT1611_NS	0x5032_2B00
General PWM 16-bit Timer 12	GPT1612	0x4032_2C00	GPT1612_NS	0x5032_2C00
General PWM 16-bit Timer 13	GPT1613	0x4032_2D00	GPT1613_NS	0x5032_2D00
Output Phase Switching Controller	GPT_OPS	0x4032_3F00	GPT_OPS_NS	0x5032_3F00
12bit A/D Converter 0	ADC120	0x4033_2000	ADC120_NS	0x5033_2000
12bit A/D Converter 1	ADC121	0x4033_2200	ADC121_NS	0x5033_2200
12-bit D/A converter	DAC12	0x4033_3000	DAC12_NS	0x5033_3000
Graphics LCD Controller	GLCDC	0x4034_2000	GLCDC_NS	0x5034_2000
2D Drawing Engine	DRW	0x4034_4000	DRW_NS	0x5034_4000
MIPI DSI link	MIPI_DSI	0x4034_6000	MIPI_DSI_NS	0x5034_6000
MIPI PHY	MIPI PHY0	0x4034 6C00	MIPI_PHY0_NS	0x5034_6C00

Table 3.1 Peripheral base address (3 of 3)

Description	Name of Secure registers	Base address of Secure registers	Name of Non-secure registers	Base address of Non-secure registers
Capture Engine Unit	CEU	0x4034_8000	CEU_NS	0x5034_8000
USB 2.0 High-Speed Module	USBHS	0x4035_1000	USBHS_NS	0x5035_1000
DMA Controller for the Ethernet Controller Channel 0	EDMAC0	0x4035_4000	EDMAC0_NS	0x5035_4000
Ethernet Controller Channel 0	ETHERC0	0x4035_4100	ETHERC0_NS	0x5035_4100
Serial Communication Interface 0	SCI0_B	0x4035_8000	SCI0_B_NS	0x5035_8000
Serial Communication Interface 1	SCI1_B	0x4035_8100	SCI1_B_NS	0x5035_8100
Serial Communication Interface 2	SCI2_B	0x4035_8200	SCI2_B_NS	0x5035_8200
Serial Communication Interface 3	SCI3_B	0x4035_8300	SCI3_B_NS	0x5035_8300
Serial Communication Interface 4	SCI4_B	0x4035_8400	SCI4_B_NS	0x5035_8400
Serial Communication Interface 9	SCI9_B	0x4035_8900	SCI9_B_NS	0x5035_8900
Serial Peripheral Interface 0	SPI0	0x4035_C000	SPI0_NS	0x5035_C000
Serial Peripheral Interface 1	SPI1	0x4035_C100	SPI1_NS	0x5035_C100
I3C Bus Interface	13C	0x4035_F000	I3C_NS	0x5035_F000
Error correction circuit for MBRAM0	ECCMB0	0x4036_F200	ECCMB0_NS	0x5036_F200
Error correction circuit for MBRAM1	ECCMB1	0x4036_F300	ECCMB1_NS	0x5036_F300
CANFD Module 0	CANFD0	0x4038_0000	CANFD0_NS	0x5038_0000
CANFD Module 1	CANFD1	0x4038_2000	CANFD1_NS	0x5038_2000
Port 0 Control Registers	PORT0	0x4040_0000	PORT0_NS	0x5040_0000
Port 1 Control Registers	PORT1	0x4040_0020	PORT1_NS	0x5040_0020
Port 2 Control Registers	PORT2	0x4040_0040	PORT2_NS	0x5040_0040
Port 3 Control Registers	PORT3	0x4040_0060	PORT3_NS	0x5040_0060
Port 4 Control Registers	PORT4	0x4040_0080	PORT4_NS	0x5040_0080
Port 5 Control Registers	PORT5	0x4040_00A0	PORT5_NS	0x5040_00A0
Port 6 Control Registers	PORT6	0x4040_00C0	PORT6_NS	0x5040_00C0
Port 7 Control Registers	PORT7	0x4040_00E0	PORT7_NS	0x5040_00E0
Port 8 Control Registers	PORT8	0x4040_0100	PORT8_NS	0x5040_0100
Port 9 Control Registers	PORT9	0x4040_0120	PORT9_NS	0x5040_0120
Port A Control Registers	PORTA	0x4040_0140	PORTA_NS	0x5040_0140
Port B Control Registers	PORTB	0x4040_0160	PORTB_NS	0x5040_0160
Pmn Pin Function Control Register	PFS	0x4040_0800	PFS_NS	0x5040_0800
Flash Cache	FCACHE	0x4001_C100	FCACHE_NS	0x5001_C100
Data Flash	FLAD	0x4011_C000	FLAD_NS	0x5011_C000
Flash Application Command Interface	FACI	0x4011_E000	FACI_NS	0x5011_E000
Data Flash Secuirty Setting	FDFS	0x2703_0000		

Note: Name = Peripheral name

Description = Peripheral functionality

Base address = Lowest reserved address or address used by the peripheral

3.2 Access Cycles

This section provides access cycle information for the I/O registers described in this manual.

• Registers are grouped by associated module.



- The number of access cycles indicates the number of cycles based on the specified reference clock.
- In the internal I/O area, reserved addresses that are not allocated to registers must not be accessed, otherwise operations cannot be guaranteed.
- The number of I/O access cycles depends on bus cycles of the internal peripheral bus, divided clock synchronization cycles, and wait cycles of each module. Divided clock synchronization cycles differ depending on the frequency ratio between ICLK and PCLK.
- When the frequency of ICLK is equal to that of PCLK, the number of divided clock synchronization cycles is always constant.
- When the frequency of ICLK is greater than that of PCLK, at least 1 PCLK cycle is added to the number of divided clock synchronization cycles.
- The number of write access cycles indicates the number of cycles obtained by non-bufferable write access.

Note: This applies to the number of cycles when access from the CPU does not conflict with the instruction fetching to the external memory or bus access from other bus masters such as DTC or DMAC.

Table 3.2 Access cycles (1 of 3)

	Number of access cycles									
Peripheral base	Address*1		ICLK = I	PCLK	ICLK > F	CLK*2	Cycle			
address symbol	From	То	Read	Read Write		Read Write		Related function		
RMPU, SRAM, BUS, ICU_COMMON, CPSCU, DMACOn, DMAO, DTCO, ICU, CPU_CTRL	0x4000_0000	0x4001_CFFF	3	2	3	2	ICLK	Renesas Memory Protection Unit, SRAM Control, BUS Control, Common Interrupt Controller, CPU System Security Control Unit, Direct memory access controller 0 n, DMAC Module Activation 0, Data Transfer Controller 0, Interrupt Controller, CPU Control Registers		
CPU_OCD	0x4001_1004	0x4001_1FFF	7	2	7	2	ICLK	On-Chip Debug		
CPU_DBG, FCACHE	0x4000_B000	0x4001_CFFF	3	2	3	2	ICLK	Debug Function, Flash Cache		
SYSC	0x4001_E000	0x4001_E9FF	4	3	2 to 4	1 to 3	PCLK B	System Control		
SYSC	0x4001_EA00	0x4001_ED7F	7	6	5 to 7	4 to 6	PCLK B	System Control		
TSD	0x4011_B17C	0x4011_B17C	4	3	4	3	ICLK	Temperature Sensor Data		
ELC, RTC	0x4020_1000	0x4020_21FF	4	3	2 to 4	1 to 3	PCLK B	Event Link Controller, Realtime Clock		
IWDT	0x4020_2200	0x4020_22FF	4	65	2 to 4	63 to 65	PCLK B	Independent Watchdog Timer		
CAC, WDT0, MSTP, PSCU, POEG	0x4020_2400	0x4021_2FFF	4	3	2 to 4	1 to 3	PCLK B	Clock Frequency Accuracy Measurement Circuit, Watchdog Timer 0, Module Stop Control, Peripheral Security Control Unit, Port Outupt Enable Module for GPT		
ULPTn	0x4022_0000	0x4022_01FF	6	65	4 to 6	63 to 65	PCLK B	Ultra-Low Power Timer n		
AGTn	0x4022_1000	0x4022_11FF	6	3	4 to 6	1 to 3	PCLK B	Low Power Asynchronous General purpose Timer n		
TSN	0x4023_5000	0x4023_5FFF	4	3	2 to 4	1 to 3	PCLK B	Temperature Sensor		
ACMPHSn	0x4023_6000	0x4023_61FF	3	3	1 to 3	1 to 3	PCLK B	High-Speed Analog Comparator n		
USBFS	0x4025_0000	0x4025_03FF	5	4	3 to 5	2 to 4	PCLK B	USB 2.0 FS Module		
USBFS	0x4025_0400	0x4025_04FF	4	65	2 to 4	63 to 65	PCLK B	USB 2.0 FS Module		
SDHIn, SSIEn, IICn, OSPI0, DOTF0	0x4025_2000	0x4026_88FF	4	3	2 to 4	1 to 3	PCLK B	SD Host Interface n, Serial Sound Interface Enhanced n, Inter-Integretad Circuit n, Octal Serial Peripheral Interface 0, Decryption On-The-Fly 0		

Table 3.2 Access cycles (2 of 3)

			Number	of access c	ycles				
Peripheral base	Address*1		ICLK = F	ICLK = PCLK		ICLK > PCLK*2			
address symbol	From	То	Read	Write	Read	Write	- Cycle Unit	Related function	
CRC, DOC	0x4031_0000	0x4031_1FFF	4	3	2 to 4	1 to 3	PCLK A	CRC Calculator, Data Operation Circuit	
GPT32n, GPT16n, GPT_OPS	0x4032_2000	0x4032_3FFF	7	4	5 to 7	2 to 4	PCLK A	General PWM 32-Bit Timer n, General PWM 16-Bit Timer n, Output Phase Switching Controller	
ADC12n, DAC12n, GLCDC, DRW, MIPI_DSI, MIPI_PHY0	0x4033_2000	0x4034_6FFF	4	3	2 to 4	1 to 3	PCLK A	12-bit A/D Converter n, 12-bit D/A Converter n, Graphic LCD Controller, MIPI DSI link, MIPI PHY	
CEU	0x4034_8000	0x4034_FFFF	7	5	5 to 7	3 to 5	PCLK A	Capture Engine Unit	
USBHS	0x4035_1000	0x4035_1001	4	(BWAIT +3)*3	2 to 4	(BWAIT +1) to (BWAIT +3)*3	PCLK A	USB 2.0 High-Speed Module	
USBHS	0x4035_1002	0x4035_115F	4	3	2 to 4	1 to 3	PCLK A	USB 2.0 High-Speed Module	
USBHS	0x4035_1160	0x4035_1167	4	130	2 to 4	128 to 130	PCLK A	USB 2.0 High-Speed Module	
USBHS	0x4035_1168	0x4035_116F	8	130	6 to 8	128 to 130	PCLK A	USB 2.0 High-Speed Module	
EDMAC0	0x4035_4000	0x4035_40FF	5	4	3 to 5	2 to 4	PCLK A	DMA Controller for the Ethernet Controller Channel 0	
ETHERC0	0x4035_4100	0x4035_43FF	14	13	12 to 14	11 to 13	PCLK A	Ethernet Controller Channel 0	
SCIn, SPIn, I3C	0x4035_8000	0x4035_FFFF	4	3	2 to 4	1 to 3	PCLK A	Serial Communication Interface n, Serial Peripheral Interface n, I3C Bus Interface	
ECCMBn	0x4036_F200	0x4036_F3FF	5	4	3 to 5	2 to 4	PCLK A	Error correction circuit for MBRAMn	
CANFDn	0x4038_0000	0x4038_3FFF	4	3	2 to 4	1 to 3	PCLK A	CANFD Module n	
PORTn	0x4040_0000	0x4040_01FF	4	2	4	2	ICLK	Port n Control Registers	
PFS	0x4040_0800	0x4040_0FFF	8	2	8	2	ICLK	Pmn Pin Function Control Register	
RSIP-E51A	_	_	1 to 3	2	1 to 3	1 to 2	PCLK A	Renesas Security IP	

Table 3.2 Access cycles (3 of 3)

			Number of access cycles					
Peripheral base	Address*1		ICLK = FCLK		ICLK > FCLK*2		Cycle	
address symbol	From	То	Read	Write	Read	Write	Unit	Related function
FLAD, FACI	0x4011_C040	0x4011_EFFF	4	3	4	3	FCLK	Data Flash, Flash Application Command Interface

Note 1. This table only shows secure address. Access cycle of the non-secure address is the same as its secure address.

Note 2. If the number of PCLK or FCLK cycles is non-integer (for example 1.5), the minimum value is without the decimal point, and the maximum value is rounded up to the decimal point. For example, 1.5 to 2.5 is 1 to 3.

Note 3. BWAIT is the number of waits (not cycles) described in the USBHS.BUSWAIT register.

Appendix 4. Note for Register R/W

Table 4.1 Type of Register Notes(S-TYPE)

TYPE	UM Description
S-TYPE-1	Only Secure access can write to this register. Read access is always allowed. Non-secure write access is ignored, but TrustZone access error is not generated.
S-TYPE-2	Read access is always allowed If the security attribution is configured as Secure, Secure write access is allowed. Non-secure write access is ignored, but TrustZone access error is not generated.
	If the security attribution is configured as Non-secure, • Secure write access is ignored, but TrustZone access error is not generated. • Non-secure access is allowed.
S-TYPE-3	If the security attribution is configured as Secure, • Secure access is allowed. • Non-secure write access is ignored and Non-secure read access is read as 0, TrustZone access error is generated
	If the security attribution is configured as Non-secure, • Secure write access is ignored and Secure read access is read as 0, TrustZone access error is generated. • Non-secure access is allowed
S-TYPE-4	If the security attribution is configured as Secure, Secure access is allowed Non-secure write access is ignored and Non-secure read access is read as 0, but TrustZone access error is not generated.
	If the security attribution is configured as Non-secure, • Secure write access is ignored and Secure read access is read as 0, but TrustZone access error is not generated. • Non-secure access is allowed.
S-TYPE-5	No note required.
S-TYPE-6	Secure access is allowed. Non-secure write access is ignored, and Non-secure read access is read as 0, TrustZone access error is generated.
S-TYPE-7	Secure write access is ignored, and Secure read access is read as 0, TrustZone access error is generated. Non-secure access is allowed.

Table 4.2 Type of Register Notes(P-TYPE)

TYPE	UM Description
P-TYPE-1	Privileged write access is allowed. Read access is always allowed. Unprivileged write access is ignored, but TrustZone access error is not generated.
P-TYPE-2	Privileged access is allowed. Unprivileged write access is ignored, and Unprivileged read access is read as 0, TrustZone access error is generated.
P-TYPE-3	If the privilege attribution is configured as Privileged, Privileged access is allowed. Unprivileged write access is ignored and Unprivileged read access is read as 0, TrustZone access error is generated.
	If the privilege attribution is configured as Unprivilege, Privileged access and Unprivileged access are allowed.
P-TYPE-4	If the privilege attribution is configured as Privileged, Privileged access is allowed. Unprivileged write access is ignored and Unprivileged read access is read as 0, TrustZone access error is not generated.
	If the privilege attribution is configured as Unprivilege, Privileged access and Unprivileged access are allowed.
P-TYPE-5	No note required.

RA8D1 Datasheet Revision History

Revision History

Revision 1.00 — August 8, 2023

First edition, issued



General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

- 1. Precaution against Electrostatic Discharge (ESD)
 - A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.
- 2. Processing at power-on
 - The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.
- 3. Input of signal during power-off state
 - Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.
- 4. Handling of unused pins
 - Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible
- 5. Clock signals
 - After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.
- 6. Voltage application waveform at input pin
 - Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).
- 7. Prohibition of access to reserved addresses
 - Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.
- 8. Differences between products
 - Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/