


STM32G441x6 STM32G441x8 STM32G441xB

Arm[®] Cortex[®]-M4 32b MCU+FPU, 150 MHz, up to 128 KB Flash, 32 KB SRAM, Analog rich with 16b ADC, Math Co-Pro

Data brief

Features

- Core: Arm[®] 32-bit Cortex[®]-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator[™]) allowing 0-wait-state execution from Flash memory, frequency up to 150 MHz with188 DMIPS, MPU, DSP instructions
- Operating conditions:
 - VDD, VDDA voltage range:1.71 V to 3.6 V
- Mathematical Co-Processor
 - CORDIC for Trigonometric functions acceleration
 - FMAC: Filter Mathematical Accelerator
- Memories
 - 128 Kbytes Flash, proprietary code readout protection.
 - 22 Kbytes of SRAM, with HW parity check implemented on the first 16 Kbytes
 - Routine booster: 10 Kbytes of SRAM on instruction and data bus, with HW parity check (CCM SRAM)
- Reset and supply management
 - Power-on/Power-down reset (POR/PDR/BOR)
 - Programmable voltage detector (PVD)
 - Low-power modes: Sleep, Stop, Standby and Shutdown
 - V_{BAT} supply for RTC and backup registers
- Clock management
 - 4 to 48 MHz crystal oscillator
 - 32 kHz oscillator with calibration
 - Internal 16 MHz RC with PLL option (± 1%)
 - Internal 32 kHz RC oscillator (± 5%)
- Up to 86 fast I/Os
 - All mappable on external interrupt vectors
 - Several I/Os with 5 V tolerant capability
- Interconnect matrix
- 12-channel DMA controller



- 2 xADCs 0.20 µs (up to 18 channels).
 Resolution up to 16-bit with hardware oversampling, 0 to 3.6 V conversion range
- 4 x 12-bit DAC channels
 - 2 x buffered external channels 1MSPS
 - 2 x unbuffered internal channels 15 MSPS.
- 4 x ultra-fast rail-to-rail analog comparators
- 3 x operational amplifiers that can be used in PGA mode, all terminals accessible
- 14 timers:
 - 1 x 32-bit timer and 2 x 16-bit timers with up to four IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
 - 2 x 16-bit 8-channel advanced motor control timers, with up to 8 x PWM channels, dead time generation and emergency stop
 - 1 x 16-bit timer with 2 x IC/OCs, one OCN/PWM, dead time generation and emergency stop
 - 2 x 16-bit timers with IC/OC/OCN/PWM, dead time generation and emergency stop
 - 2 x watchdog timers (independent, window)
 - 1 x SysTick timer: 24-bit downcounter
 - 2 x 16-bit basic timers
 - 1 x low-power timer
- Calendar RTC with Alarm, periodic wakeup from Stop/Standby
- · Communication interfaces
 - 1 x CAN controller supporting Flexible data rate (CAN FD)

STM32G441x6 STM32G441x8 STM32G441xB

- 34 x I²C Fast mode plus (1 Mbit/s) with 20 mA current sink, SMBus/PMBus, wakeup from STOP
- 4 x USART/UARTs (ISO 7816 interface, LIN, IrDA, modem control)
- 1x LPUART
- 3 x SPIs, 4 to 16 programmable bit frames, 2 x with multiplexed half duplex I²S interface
- 1 x SAI (serial audio interface)
- USB 2.0 full-speed interface with LPM and BCD support
- IRTIM (Infrared interface)
- USB Type-C™ /USB power delivery controller (UCPD)
- True random number generator (RNG)
- CRC calculation unit, 96-bit unique ID
- AES: 128/256-bit key encryption hardware accelerator
- Development support: serial wire debug (SWD), JTAG, Embedded Trace Macrocell™

Table 1. Device summary

Reference	Part number
STM32G441x6	STM32G441C6, STM32G441K6, STM32G441R6, STM32G441V6
STM32G441x8	STM32G441C8, STM32G441K8, STM32G441R8, STM32G441V8
STM32G441xB	STM32G441CB, STM32G441KB, STM32G441RB, STM32G441VB



Contents

1	Intro	duction
2	Desc	ription
3	Func	tional overview
	3.1	Arm [®] Cortex [®] -M4 core with FPU
	3.2	Adaptive real-time memory accelerator (ART Accelerator™) 13
	3.3	Memory protection unit
	3.4	Embedded Flash memory
	3.5	Embedded SRAM
	3.6	Multi-AHB bus matrix
	3.7	Boot modes
	3.8	CORDIC co-processor (CORDIC)
	3.9	Filter Mathematical ACcelerator(FMAC)
	3.10	Cyclic redundancy check calculation unit (CRC)
	3.11	Power supply management
		3.11.1 Power supply schemes
		3.11.2 Power supply supervisor
		3.11.3 Voltage regulator
		3.11.4 Low-power modes
		3.11.5 Reset mode
		3.11.6 VBAT operation
	3.12	Interconnect matrix
	3.13	Clocks and startup
	3.14	General-purpose inputs/outputs (GPIOs)
	3.15	Direct memory access controller (DMA)
	3.16	DMA request router (DMAMux)
	3.17	Interrupts and events
		3.17.1 Nested vectored interrupt controller (NVIC)
		3.17.2 Extended interrupt/event controller (EXTI)
	3.18	Analog-to-digital converter (ADC)
		3.18.1 Temperature sensor

STM32G441x6 STM32G441x8 STM32G441xB

		3.18.2 Internal voltage reference (VREFINT)	5
		3.18.3 VBAT battery voltage monitoring	5
	3.19	Digital to analog converter (DAC)	5
	3.20	Voltage reference buffer (VREFBUF)	6
	3.21	Comparators (COMP)	6
	3.22	Operational amplifier (OPAMP) 2	6
	3.23	Random number generator (RNG)	7
	3.24	Advanced encryption standard hardware accelerator (AES) 2	7
	3.25	Timers and watchdogs	8
		3.25.1 Advanced motor control timer (TIM1, TIM8)	8
		3.25.2 General-purpose timers (TIM2, TIM3, TIM4, TIM15, TIM16, TIM17)	
		3.25.3 Basic timers (TIM6 and TIM7)	
		3.25.4 Low-power timer (LPTIM1)	
		3.25.5 Independent watchdog (IWDG)	
		3.25.6 System window watchdog (WWDG)	
		3.25.7 SysTick timer	
	3.26	Real-time clock (RTC) and backup registers	
	3.27	Tamper and backup registers (TAMP)	
	3.28	Infrared transmitter	
	3.29	Inter-integrated circuit interface (I ² C)	
	3.30	Universal synchronous/asynchronous receiver transmitter (USART) 3-	
	3.31	Low-power universal asynchronous receiver transmitter (LPUART) 3	
	3.32	Serial peripheral interface (SPI)	
	3.33	Serial audio interfaces (SAI)	6
		3.33.1 SAI peripheral supports	
	3.34	Controller area network (FDCAN2)	7
	3.35	Universal serial bus (USB)	7
	3.36	USB Type-C [™] / USB Power Delivery controller (UCPD)	7
	3.37	Clock recovery system (CRS)	8
	3.38	Development support	8
		3.38.1 Serial wire JTAG debug port (SWJ-DP)	8
		3.38.2 Embedded Trace Macrocell™	8
ı	Pinou	its and pin description	9

ST RESTRICTED - SUBJECT TO NON-DISCLOSURE AGREEMENT - DO NOT COPY

STM32	G441x6 S1	ГМ32G441x8 STM32G441xB	Contents
	4.1	UFQFPN32 pinout description	
	4.2	LQFP32 pinout description	
	4.3	QFPN48 pinout description	40
	4.4	LQFP48 pinout description	40
	4.5	WLCSP49 ballout description	41
	4.6	LQFP64 pinout description	41
	4.7	TFBGA64 ballout description	42
	4.8	LQFP100 pinout description	43
	4.9	Pin definition	
5	Orde	ering information	62
6	Revi	ision history	63

List of tables

Table 1.	Device summary	2
Table 2.	STM32G441xx features and peripheral counts	10
Table 3.	STM32G441xx peripherals interconnect matrix	19
Table 4.	DMA implementation	22
Table 5.	Timer feature comparison	28
Table 6.	I2C implementation	
Table 7.	USART/UART/LPUART features	34
Table 8.	SAI implementation for the features implementation	30
Table 9.	Legend/abbreviations used in the pinout table	44
Table 10.	STM32G441xx pin definition	
Table 11.	Alternate function	
Table 12.	Ordering information scheme	62
Table 13	Document revision history	



List of figures

Figure 1.	STM32G441xx block diagram	. 12
Figure 2.	Multi-AHB bus matrix	. 15
Figure 3.	Voltage reference buffer	26
Figure 4.	Infrared transmitter	32
Figure 5.	STM32G441xx UFQFPN32 pinout	39
Figure 6.	STM32G441xx LQFP32 pinout	39
Figure 7.	STM32G441xx UFQFPN48 pinout	40
Figure 8.	STM32G441xx LQFP48 pinout	40
Figure 9.	STM32G441xx WLCSP49 ballout	
Figure 10.	STM32G441xx LQFP64 pinout	41
Figure 11.	STM32G441xx TFBGA64 ballout	
•	STM32G441xx LOEP100 pinout	




1 Introduction

This data brief provides the ordering information and mechanical device characteristics of the STM32G441xx microcontrollers.

This document should be read in conjunction with the STM32G4xx reference manual (RM0440). The reference manual is available from the STMicroelectronics website www.st.com.

For information on the Arm[®] Cortex[®]-M4 core, please refer to the Cortex[®]-M4 Technical Reference Manual, available from the www.arm.com website.



2 Description

The STM32G441xx devices are based on the high-performance Arm[®] Cortex[®]-M4 32-bit RISC core. They operate at a frequency of up to 150 MHz.

The Cortex-M4 core features a single-precision floating-point unit (FPU), which supports all the Arm single-precision data-processing instructions and all the data types. It also implements a full set of DSP (digital signal processing) instructions and a memory protection unit (MPU) which enhances the application's security.

These devices embed high-speed memories (128 Kbytes of Flash memory and 32 Kbytes of SRAM), an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses and a 32-bit multi-AHB bus matrix.

The devices embed as well several protection mechanisms for embedded Flash memory and SRAM: readout protection, write protection, proprietary code readout protection.

The devices embed peripherals allowing mathematical/arithmetic functions acceleration (CORDIC co-processor for trigonometric functions and FMAC unit for Filter Functions).

They offer two fast 12-bit ADC (5 Msps), four comparators, three operational amplifiers, four DAC channels (2 external and 2 internal), an internal voltage reference buffer, a low-power RTC, one general-purpose 32-bit timer, two 16-bit PWM timers dedicated to motor control, seven general-purpose 16-bit timers, and one 16-bit low-power timer.

They also feature standard and advanced communication interfaces such as:

- Three I2Cs
- Three SPIs multiplexed with two half duplex I2Ss
- Three USARTs, one UART and one low-power UART.
- One FDCAN
- One SAI (Serial Audio Interfaces)
- USB device
- USB PD

The STM32G441xx devices embed an AES.

The devices operate in the -40 to +85 $^{\circ}$ C (+105 $^{\circ}$ C junction), -40 to +105 $^{\circ}$ C (+125 $^{\circ}$ C junction) and -40 to +125 $^{\circ}$ C (+130 $^{\circ}$ C junction) temperature ranges from a 1.71 to 3.6 V power supply. A comprehensive set of power-saving modes allows the design of low-power applications.

Some independent power supplies are supported like an analog independent supply input for ADC, DAC, OPAMPs and comparators. A VBAT input allows to backup the RTC and backup the registers.

The STM32G441xx family offers 8 packages from 32-pin to 100-pin.



Table 2. STM32G441xx features and peripheral counts

Peripheral		STM32G441Kx STM32G44			1Cx	STN	//32G44	1Rx	STM32G441Vx				
Flash memory		32 KB	64 KB	128 KB	32 KB	64 KB	128 KB	32 KB	64 KB	128 KB	32 KB	64 KB	128 KB
SRAM			ļ.	!		ļ	32 (16 +	6 + 10)	KB	!		ļ	ı.
	Advanced motor control						2 (16-bit)					
	General purpose		5 (16-bit) 1 (32-bit)										
	Basic						2 (16-bit)					
Timers	Low power						1 (16-bit)	7				
	SysTick timer							1					
	Watchdog timers (independent, window)	2											
	SPI(I2S) ⁽¹⁾							3 (2)					
	I ² C		2						3				
	USART		2			1		/	3				
	UART				0	V		//			1		
Comm. interfaces	LPUART)		1					
monacco	FDCANs							1					
	USB device				/)		7/-	Yes					
	UCPD			1				Yes					
	SAI							Yes					
RTC	•						7	Yes					
Tamper pin	s		1				2	2				3	
Random nu generator	ımber						,	Yes					
AES							,	Yes					
CORDIC							,	Yes					
FMAC							,	Yes					
GPIOs			26			in LQFF			52			86	
Wakeup pir	ns		2		42 ii	n UFQFF 3	PN48		4			5	
								2					
12-bit ADCs Number of channels			10			in LQFF			18			18	
12-bit DAC Number of	2 4 (2 external + 2 internal)												
Internal volt	tage reference							Yes					
Analog com	nparator							4					

Table 2. STM32G441xx features and peripheral counts (continued)

Peripheral	STM32G441Kx	STM32G441Cx	STM32G441Rx	STM32G441Vx			
Operational amplifiers	3						
Max. CPU frequency		150	0 MHz				
Operating voltage		1.71 \	/ to 3.6 V				
Operating temperature	Ambient operating temperature: -40 to 85 °C / -40 to 105 °C / -40 to 125 °C						
ackages LQFP32/UFQFPN32 LQFP48/UFQFPN48 LQFP64/TFBBGA64 LQFP		LQFP100					

^{1.} The SPI2/3 interfaces can work in an exclusive way in either the SPI mode or the I2S audio mode.






Figure 1. STM32G441xx block diagram

Note: AF: alternate function on I/O pins.



3 Functional overview

3.1 Arm[®] Cortex[®]-M4 core with FPU

The Arm[®] Cortex[®]-M4 with FPU processor is the latest generation of Arm processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of the MCU implementation, with a reduced pin count and with low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The Arm[®] Cortex[®]-M4 with FPU 32-bit RISC processor features an exceptional code-efficiency, delivering the expected high-performance from an Arm core in a memory size usually associated with 8-bit and 16-bit devices.

The processor supports a set of DSP instructions which allows an efficient signal processing and a complex algorithm execution. Its single precision FPU speeds up the software development by using metalanguage development tools to avoid saturation.

With its embedded Arm core, the STM32G441xx family is compatible with all Arm tools and software.

Figure 1 shows the general block diagram of the STM32G441xx devices.

3.2 Adaptive real-time memory accelerator (ART Accelerator™)

The ART Accelerator™ is a memory accelerator that is optimized for the STM32 industry-standard Arm® Cortex®-M4 processors. It balances the inherent performance advantage of the Arm® Cortex®-M4 over Flash memory technologies, which normally requires the processor to wait for the Flash memory at higher frequencies.

3.3 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to the memory and to prevent one task to accidentally corrupt the memory or the resources used by any other active task. This memory area is organized into up to 8 protected areas, which can be divided in up into 8 subareas each. The protection area sizes range between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

3.4 Embedded Flash memory

The STM32G441xx devices feature 128 kbytes of embedded Flash memory which is available for storing programs and data.

Flexible protections can be configured thanks to the option bytes:



- Readout protection (RDP) to protect the whole memory. Three levels of protection are available:
 - Level 0: no readout protection
 - Level 1: memory readout protection; the Flash memory cannot be read from or written to if either the debug features are connected or the boot in RAM or bootloader are selected
 - Level 2: chip readout protection; the debug features (Cortex-M4 JTAG and serial wire), the boot in RAM and the bootloader selection are disabled (JTAG fuse). This selection is irreversible.
- Write protection (WRP): the protected area is protected against erasing and programming.
- Proprietary code readout protection (PCROP): a part of the Flash memory can be
 protected against read and write from third parties. The protected area is execute-only
 and it can only be reached by the STM32 CPU as an instruction code, while all other
 accesses (DMA, debug and CPU data read, write and erase) are strictly prohibited. An
 additional option bit (PCROP_RDP) allows to select if the PCROP area is erased or not
 when the RDP protection is changed from Level 1 to Level 0.

3.5 Embedded SRAM

STM32G441xx devices feature 32 Kbyte of embedded SRAM. This SRAM is split into three blocks:

- 16 Kbyte mapped at address 0x2000 0000 (SRAM1). The CM4 can access the SRAM1 through the System Bus or through the I-Code/D-Code bus.
- 6 Kbyte mapped at address 0x2000 4000 (SRAM2). The CM4 can access the SRAM2 through the System Bus or through the I-Code/D-Code bus. SRAM2 can be kept in stop and standby modes.
- 10 Kbyte mapped at address 0x1000 0000 (CCM SRAM). It is accessed by the CPU through ICODE/DCODE bus for maximum performance.
 It is also aliased at 0x2000 5800 address to be accessed by all masters (CPU, DMA1, DMA2) through SBUS contiguously to SRAM1 and SRAM2.





3.6 Multi-AHB bus matrix

The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs) and the slaves (Flash memory, RAM, AHB and APB peripherals). It also ensures a seamless and efficient operation even when several high-speed peripherals work simultaneously.




Figure 2. Multi-AHB bus matrix

3.7 Boot modes

At startup, a BOOT0 pin (or nBOOT0 option bit) and an nBOOT1 option bit are used to select one of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

The BOOT0 value may come from the PB8-BOOT0 pin or from an nBOOT0 option bit depending on the value of a user nBOOT_SEL option bit to free the GPIO pad if needed.

The boot loader is located in the system memory. It is used to reprogram the Flash memory by using USART, I2C, SPI, CAN and USB through the DFU (device firmware upgrade).

3.8 CORDIC co-processor (CORDIC)

The CORDIC co-processor provides hardware acceleration of certain mathematical functions, notably trigonometric, commonly used in motor control, metering, signal processing and many other applications.



It speeds up the calculation of these functions compared to a software implementation, allowing a lower operating frequency, or freeing up processor cycles in order to perform other tasks.

Cordic features

- 24-bit CORDIC rotation engine
- Circular and Hyperbolic modes
- Rotation and Vectoring modes
- Functions: Sine, Cosine, Sinh, Cosh, Atan, Atan2, Atanh, Modulus, Square root, Natural logarithm
- Programmable precision up to 20-bit
- Fast convergence: 4 bits per clock cycle
- Supports 16-bit and 32-bit fixed point input and output formats
- Low latency AHB slave interface
- Results can be read as soon as ready without polling or interrupt
- DMA read and write channels

3.9 Filter Mathematical ACcelerator(FMAC)

The filter math accelerator unit performs arithmetic operations on vectors. It comprises a multiplier/accumulator (MAC) unit, together with address generation logic, which allows it to index vector elements held in local memory.

The unit includes support for circular buffers on input and output, which allows digital filters to be implemented. Both finite and infinite impulse response filters can be realized.

The unit allows frequent or lengthy filtering operations to be offloaded from the CPU, freeing up the processor for other tasks. In many cases it can accelerate such calculations compared to a software implementation, resulting in a speed-up of time critical tasks.

FMAC features

- 16 x 16-bit multiplier
- 24+2-bit accumulator with addition and subtraction
- 16-bit input and output data
- 256 x 16-bit local memory
- Up to three areas can be defined in memory for data buffers (two input, one output), defined by programmable base address pointers and associated size registers
- Input and output sample buffers can be circular
- Buffer "watermark" feature reduces overhead in interrupt mode
- Filter functions: FIR, IIR (direct form 1)
- AHB slave interface
- DMA read and write data channels



3.10 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator with polynomial value and size.

Among other applications, the CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a mean to verify the Flash memory integrity.

The CRC calculation unit helps to compute a signature of the software during runtime, which can be ulteriorly compared with a reference signature generated at link-time and which can be stored at a given memory location.

3.11 Power supply management

3.11.1 Power supply schemes

The STM32G441xx devices require a 1.71 V to 3.6 V V_{DD} operating voltage supply. Several independent supplies, can be provided for specific peripherals:

- V_{DD} = 1.71 V to 3.6 V
 - V_{DD} is the external power supply for the I/Os, the internal regulator and the system analog such as reset, power management and internal clocks. It is provided externally through the VDD pins.
- $V_{DDA} = 1.71 \text{ to } 3.6 \text{ V}.$
 - V_{DDA} is the external analog power supply for A/D converters, D/A converters, voltage reference buffer, operational amplifiers and comparators. The V_{DDA} voltage level is independent from the V_{DD} voltage and should preferably be connected to V_{DD} when these peripherals are not used.
- V_{BAT} = 1.55 V to 3.6 V
 - V_{BAT} is the power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.
- VREF-, VREF+

V_{REF+} is the input reference voltage for ADCs and DACs. It is also the output of the internal voltage reference buffer when enabled.

When V_{DDA} < 2 V V_{REF+} must be equal to V_{DDA} .

When $V_{DDA} \ge 2 \text{ V } V_{REF+}$ must be between 2 V and V_{DDA} .

The internal voltage reference buffer supports three output voltages, which are configured with VRS bit in the VREFBUF_CSR register:

- $V_{REF+} = 2.048V$
- $V_{RFF+} = 2.5V$
- $V_{REF+} = 2.95V$

V_{RFF} is double bonded with V_{SSA}.

3.11.2 Power supply supervisor

The device has an integrated ultra-low-power brown-out reset (BOR) active in all modes (except for Shutdown mode). The BOR ensures proper operation of the devices after power-on and during power down. The devices remain in reset mode when the monitored supply voltage V_{DD} is below a specified threshold, without the need for an external reset circuit.



The lowest BOR level is 1.71 V at power on, and other higher thresholds can be selected through option bytes. The devices feature an embedded programmable voltage detector (PVD) that monitors the V_{DD} power supply and compares it to the VPVD threshold. An interrupt can be generated when V_{DD} drops below the VPVD threshold and/or when V_{DD} is higher than the VPVD threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

In addition, the devices embed a peripheral voltage monitor which compares the independent supply voltages V_{DDA} , with a fixed threshold in order to ensure that the peripheral is in its functional supply range.

3.11.3 Voltage regulator

Two embedded linear voltage regulators, main regulator (MR) and low-power regulator (LPR), supply most of digital circuitry in the device. The MR is used in Run and Sleep modes. The LPR is used in Low-power run, Low-power sleep and Stop modes. In Standby and Shutdown modes, both regulators are powered down and their outputs set in high-impedance state, such as to bring their current consumption close to zero.

3.11.4 Low-power modes

By default, the microcontroller is in Run mode after system or power Reset. It is up to the user to select one of the low-power modes described below:

- Sleep mode: In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.
- Low-power run mode: This mode is achieved with VCORE supplied by the low-power
 regulator to minimize the regulator's operating current. The code can be executed from
 SRAM or from Flash, and the CPU frequency is limited to TBDMHz. The peripherals
 with independent clock can be clocked by HSI16.
- Stop mode: In Stop mode, the device achieves the lowest power consumption while retaining the SRAM and register contents. All clocks in the VCORE domain are stopped. The PLL, as well as the HSI16 RC oscillator and the HSE crystal oscillator are disabled. The LSE or LSI keep running. The RTC can remain active (Stop mode with RTC, Stop mode without RTC). Some peripherals with wakeup capability can enable the HSI16 RC during Stop mode, so as to get clock for processing the wakeup event.
- Standby mode: The Standby mode is used to achieve the lowest power consumption with brown-out reset, BOR. The internal regulator is switched off to power down the VCORE domain. The PLL, as well as the HSI16 RC oscillator and the HSE crystal oscillator are also powered down. The RTC can remain active (Standby mode with RTC, Standby mode without RTC). The BOR always remains active in Standby mode. For each I/O, the software can determine whether a pull-up, a pull-down or no resistor shall be applied to that I/O during Standby mode. Upon entering Standby mode, SRAM and register contents are lost except for registers in the RTC domain and standby circuitry. The device exits Standby mode upon external reset event (NRST pin), IWDG reset event, wakeup event (WKUP pin, configurable rising or falling edge) or RTC event (alarm, periodic wakeup, timestamp, tamper), or when a failure is detected on LSE (CSS on LSE).
- Shutdown mode: The Shutdown mode allows to achieve the lowest power consumption. The internal regulator is switched off to power down the VCORE domain. The PLL, as well as the HSI16 and LSI RC-oscillators and HSE crystal oscillator are also powered down. The RTC can remain active (Shutdown mode with RTC, Shutdown mode without RTC). The BOR is not available in Shutdown mode. No power voltage



monitoring is possible in this mode. Therefore, switching to RTC domain is not supported. SRAM and register contents are lost except for registers in the RTC domain. The device exits Shutdown mode upon external reset event (NRST pin), IWDG reset event, wakeup event (WKUP pin, configurable rising or falling edge) or RTC event (alarm, periodic wakeup, timestamp, tamper).

3.11.5 Reset mode

In order to improve the consumption under reset, the I/Os state under and after reset is "analog state" (the I/O schmitt trigger is disabled). In addition, the internal reset pull-up is deactivated when the reset source is internal.

3.11.6 VBAT operation

The VBAT pin allows to power the device VBAT domain from an external battery, an external supercapacitor, or from V_{DD} when there is no external battery and when an external supercapacitor is present. The VBAT pin supplies the RTC with LSE and the backup registers. Three anti-tamper detection pins are available in VBAT mode.

The VBAT operation is automatically activated when V_{DD} is not present. An internal VBAT battery charging circuit is embedded and can be activated when V_{DD} is present.

Note:

When the microcontroller is supplied from VBAT, neither external interrupts nor RTC alarm/events exit the microcontroller from the VBAT operation.

3.12 Interconnect matrix

Several peripherals have direct connections between them. This allows autonomous communication between peripherals, saving CPU resources thus power supply consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep and Stop modes.

Table 3. STM32G441xx peripherals interconnect matrix

Interconnect source	Interconnect destination	Interconnect action	Run	Sleep	Low-power run	Stop
	TIMx	Timers synchronization or chaining	Υ	Υ	Υ	-
TIMx	ADCx DACx	Conversion triggers	Υ	Υ	Υ	-
	DMA	Memory to memory transfer trigger	Υ	Υ	Υ	-
	COMPx	Comparator output blanking	Υ	Υ	Υ	-
TIM16/TIM17	IRTIM	Infrared interface output generation	Υ	Υ	Υ	-



Table 3. STM32G441xx peripherals interconnect matrix (continued)

Interconnect source	Interconnect destination	Interconnect action			Low-power run	Stop
COMPx	TIM1, 8 TIM2, 3, 4	Timer input channel, trigger, break from analog signals comparison	Υ	Υ	Υ	-
COMPX	LPTIMER1	Low-power timer triggered by analog signals comparison	Υ	Υ	Υ	Υ
ADCx	TIM1, 8	Timer triggered by analog watchdog	Υ	Υ	Υ	-
RTC	TIM16	Timer input channel from RTC events	Υ	Υ	Υ	-
Ric	LPTIMER1 Low-power timer triggered by RTC alarms or tampers			Υ	Υ	Υ
All clocks sources (internal and external)	TIM15, 16, 17	Clock source used as input channel for RC measurement and trimming	Υ	Υ	Υ	-
USB	TIM2	Timer triggered by USB SOF	Υ	Υ	-	-
CSS CPU (hard fault) RAM (parity error) Flash memory (ECC error) COMPx PVD	TIM1,8 TIM15,16,17	Timer break	Υ	Y	Υ	-
7	TIMx	External trigger	Υ	Υ	Υ	-
GPIO	LPTIMER1	External trigger	Υ	Υ	Υ	-
	ADCx DACx	Conversion external trigger	Υ	Υ	Υ	-

3.13 Clocks and startup

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

- Clock prescaler: to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler
- **Safe clock switching:** clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management:** to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- System clock source: three different sources can deliver SYSCLK system clock:
 - 4 48 MHz high-speed oscillator with external crystal or ceramic resonator (HSE).
 It can supply clock to system PLL. The HSE can also be configured in bypass mode for an external clock.
 - 16 MHz high-speed internal RC oscillator (HSI16), trimmable by software. It can supply clock to system PLL.
 - System PLL with maximum output frequency of 150 MHz. It can be fed with HSE or HSI16 clocks.
- RC48 with clock recovery system (HSI48): internal RC48 MHz clock source can be used to drive the USB or the RNG peripherals.
- Auxiliary clock source: two ultra-low-power clock sources for the real-time clock (RTC):
 - 32.768 kHz low-speed oscillator with external crystal (LSE), supporting four drive capability modes. The LSE can also be configured in bypass mode for using an external clock.
 - 32 kHz low-speed internal RC oscillator (LSI) with ±5% accuracy, also used to clock an independent watchdog.
- **Peripheral clock sources:** several peripherals (I2S, USART, I2C, LPTimer, ADC, SAI, RNG) have their own clock independent of the system clock.
- Clock security system (CSS): in the event of HSE clock failure, the system clock is automatically switched to HSI16 and, if enabled, a software interrupt is generated. LSE clock failure can also be detected and generate an interrupt.
- Clock-out capability:
 - MCO: microcontroller clock output: it outputs one of the internal clocks for external use by the application
 - LSCO: low speed clock output: it outputs LSI or LSE in all low-power modes.

Several prescalers allow to configure the AHB frequency, the high speed APB (APB2) and the low speed APB (APB1) domains. The maximum frequency of the AHB and the APB domains is 150 MHz.

3.14 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the



GPIO pins are shared with digital or analog alternate functions. Fast I/O toggling can be achieved thanks to their mapping on the AHB2 bus.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

3.15 Direct memory access controller (DMA)

The device embeds 2 DMAs. Refer to *Table 4: DMA implementation* for the features implementation.

Direct memory access (DMA) is used in order to provide a high-speed data transfer between peripherals and memory as well as from memory to memory. Data can be quickly moved by DMA without any CPU actions. This keeps the CPU resources free for other operations.

The two DMA controllers have 12 channels in total, each one dedicated to manage memory access requests from one or more peripherals. Each controller has an arbiter for handling the priority between DMA requests.

The DMA supports:

- 12 independently configurable channels (requests)
 - Each channel is connected to a dedicated hardware DMA request, a software trigger is also supported on each channel. This configuration is done by software.
- Priorities between requests from channels of one DMA are both software programmable (4 levels: very high, high, medium, low) or hardware programmable in case of equality (request 1 has priority over request 2, etc.)
- Independent source and destination transfer size (byte, half word, word), emulating packing and unpacking. Source/destination addresses must be aligned on the data size.
- Support for circular buffer management
- 3 event flags (DMA half transfer, DMA transfer complete and DMA transfer error) logically ORed together in a single interrupt request for each channel
- Memory-to-memory transfer
- Peripheral-to-memory, memory-to-peripheral, and peripheral-to-peripheral transfers
- Access to Flash, SRAM, APB and AHB peripherals as source and destination
- Programmable number of data to be transferred: up to 65536.

Table 4. DMA implementation

DMA features	DMA1	DMA2
Number of regular channels	6	6

3.16 DMA request router (DMAMux)

When a peripheral indicates a request for DMA transfer by setting its DMA request line, the DMA request is pending until it is served and the corresponding DMA request line is reset. The DMA request router allows to route the DMA control lines between the peripherals and the DMA controllers of the product.



An embedded multi-channel DMA request generator can be considered as one of such peripherals. The routing function is ensured by a multi-channel DMA request line multiplexer. Each channel selects a unique set of DMA control lines, unconditionally or synchronously with events on synchronization inputs.

For simplicity, the functional description is limited to DMA request lines. The other DMA control lines are not shown in figures or described in the text. The DMA request generator produces DMA requests following events on DMA request trigger inputs.

3.17 Interrupts and events

3.17.1 Nested vectored interrupt controller (NVIC)

The STM32G441xx devices embed a nested vectored interrupt controller which is able to manage 16 priority levels, and to handle up to maskable interrupt channels plus the 16 interrupt lines of the Cortex[®]-M4.

The NVIC benefits are the following:

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

The NVIC hardware block provides flexible interrupt management features with minimal interrupt latency.

3.17.2 Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of TBD edge detector lines used to generate interrupt/event requests and to wake-up the system from the Stop mode. Each external line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently.

A pending register maintains the status of the interrupt requests. The internal lines are connected to peripherals with wakeup from Stop mode capability. The EXTI can detect an external line with a pulse width shorter than the internal clock period. Up to 86 GPIOs can be connected to the 16 external interrupt lines.



3.18 Analog-to-digital converter (ADC)

The device embeds two successive approximation analog-to-digital converters with the following features:

- 12-bit native resolution, with built-in calibration
- 5.33 Msps maximum conversion rate with full resolution
 - Down to 18.75 ns sampling time
 - Increased conversion rate for lower resolution (up to 8.88 Msps for 6-bit resolution)
- One external reference pin is available on all packages, allowing the input voltage range to be independent from the power supply
- Single-ended and differential mode inputs
- Low-power design
 - Capable of low-current operation at low conversion rate (consumption decreases linearly with speed)
 - Dual clock domain architecture: ADC speed independent from CPU frequency
- Highly versatile digital interface
 - Single-shot or continuous/discontinuous sequencer-based scan mode: 2 groups of analog signals conversions can be programmed to differentiate background and high-priority real-time conversions
 - Each ADC support multiple trigger inputs for synchronization with on-chip timers and external signals
 - Results stored into a data register or in RAM with DMA controller support
 - Data pre-processing: left/right alignment and per channel offset compensation.
 - Built-in oversampling unit for enhanced SNR
 - Channel-wise programmable sampling time
 - Analog watchdog for automatic voltage monitoring, generating interrupts and trigger for selected timers
 - Hardware assistant to prepare the context of the injected channels to allow fast context switching
 - Flexible sample time control
 - Hardware gain and offset compensation

3.18.1 Temperature sensor

The temperature sensor (TS) generates a voltage V_{TS} that varies linearly with temperature. The temperature sensor is internally connected to the ADC1_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.



3.18.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (VREFINT) provides a stable (bandgap) voltage output for the ADC and the comparators. The VREFINT is internally connected to the ADC1_IN18 input channel. The precise voltage of VREFINT is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

3.18.3 V_{BAT} battery voltage monitoring

This embedded hardware enables the application to measure the V_{BAT} battery voltage using the internal ADC1_IN17 channel. As the V_{BAT} voltage may be higher than the VDDA, and thus outside the ADC input range, the VBAT pin is internally connected to a bridge divider by 3. As a consequence, the converted digital value is one third of the V_{BAT} voltage.

3.19 Digital to analog converter (DAC)

Four 12 bit DAC channels (2 external buffered and 2 internal unbuffered) can be used to convert digital signals into analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This digital interface supports the following features:

- Up to two DAC output channels
- 8-bit or 12-bit output mode
- Buffer offset calibration (factory and user trimming)
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Saw tooth wave generation
- Dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- External triggers for conversion
- Sample and hold low-power mode, with internal or external capacitor
- Up to 1 Msps for external output and 15 Msps for internal output

The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.



3.20 Voltage reference buffer (V_{REFBUF})

The STM32G441xx devices embed a voltage reference buffer which can be used as voltage reference for ADC, DACs and also as voltage reference for external components through the VREF+ pin.

The internal voltage reference buffer supports three voltages:

- 2.048 V
- 2.5 V
- 2.95 V

An external voltage reference can be provided through the VREF+ pin when the internal voltage reference buffer is off.

VREFBUF
VDDA DAC, ADC
Bandgap
Low frequency
cut-off capacitor

MSv40197V1

Figure 3. Voltage reference buffer

3.21 Comparators (COMP)

The STM32G441xx devices embed four rail-to-rail comparators with programmable reference voltage (internal or external), hysteresis.

The reference voltage can be one of the following:

- External I/O
- DAC output channels
- Internal reference voltage or submultiple (1/4, 1/2, 3/4).

All comparators can wake up from Stop mode, generate interrupts and breaks for the timers.

3.22 Operational amplifier (OPAMP)

The STM32G441xx devices embed three operational amplifiers with external or internal follower routing and PGA capability.

The operational amplifier features:

- 15 MHz bandwidth
- Rail-to-rail input/output
- PGA with a non-inverting gain ranging of 2, 4, 8, 16, 32 or 64 or inverting gain ranging of -1, -3, -7, -15, -31 or -63



3.23 Random number generator (RNG)

All devices embed an RNG that delivers 32-bit random numbers generated by an integrated analog circuit.

3.24 Advanced encryption standard hardware accelerator (AES)

The STM32G441xx devices embed an AES hardware accelerator that can be used both to encipher and to decipher data using an AES algorithm.

The AES peripheral supports:

- Encryption/decryption using AES Rijndael block cipher algorithm
- NIST FIPS 197 compliant implementation of AES encryption/decryption algorithm
- 128-bit and 256-bit register for storing the encryption, decryption or derivation key (4x 32-bit registers)
- Electronic codebook (ECB), cipher block chaining (CBC), Counter mode (CTR), Galois Counter Mode (GCM), Galois Message Authentication Code mode (GMAC) and Cipher Message Authentication Code mode (CMAC) supported
- Key scheduler
- · Key derivation for decryption
- 128-bit data block processing
- 128-bit, 256-bit key length
- 1x32-bit INPUT buffer and 1x32-bit OUTPUT buffer
- Register access supporting 32-bit data width only
- One 128-bit Register for the initialization vector when AES is configured in CBC mode or for the 32-bit counter initialization when CTR mode is selected, GCM mode or CMAC mode
- Automatic data flow control with support of direct memory access (DMA) using 2 channels, one for incoming data, and one for outcoming data
- Suspend a message if another message with a higher priority needs to be processed.





3.25 Timers and watchdogs

The STM32G441xx devices include two advanced motor control timers, up to six general-purpose timers, two basic timers, one low-power timer, two watchdog timers and a SysTick timer. The table below compares the features of the advanced motor control, general purpose and basic timers.

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	Complementary outputs
Advanced motor control	TIM1, TIM8	16-bit	Up, down, Up/down	Any integer between 1 and 65536	Yes	4	4
General- purpose	TIM2	32-bit	Up, down, Up/down	Any integer between 1 and 65536	Yes	4	No
General- purpose	TIM3, TIM4	16-bit	Up, down, Up/down	Any integer between 1 and 65536	Yes	4	No
General- purpose	TIM15	16-bit	Up	Any integer between 1 and 65536	Yes	2	1
General- purpose	TIM16, TIM17	16-bit	Up	Any integer between 1 and 65536	Yes	1	1
Basic	TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No

Table 5. Timer feature comparison

3.25.1 Advanced motor control timer (TIM1, TIM8)

The advanced motor control timers can each be seen as a four-phase PWM multiplexed on 8 channels. They have complementary PWM outputs with programmable inserted dead-times. They can also be seen as complete general-purpose timers.

The 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes) with full modulation capability (0-100%)
- One-pulse mode output

In debug mode, the advanced motor control timer counter can be frozen and the PWM outputs disabled in order to turn off any power switches driven by these outputs.

Many features are shared with the general-purpose TIMx timers (described in Section 3.25.2) using the same architecture, so the advanced motor control timers can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.



3.25.2 General-purpose timers (TIM2, TIM3, TIM4, TIM15, TIM16, TIM17)

There are up to seven synchronizable general-purpose timers embedded in the STM32G441xx devices (see *Table 5* for differences). Each general-purpose timer can be used to generate PWM outputs, or act as a simple time base.

• TIM2, TIM3, and TIM4

They are full-featured general-purpose timers:

- TIM2 has a 32-bit auto-reload up/downcounter and 32-bit prescaler
- TIM3 and TIM4 have 16-bit auto-reload up/downcounter and 16-bit prescaler.

These timers feature 4 independent channels for input capture/output compare, PWM or one-pulse mode output. They can work together, or with the other general-purpose timers via the Timer Link feature for synchronization or event chaining.

The counters can be frozen in debug mode.

All have independent DMA request generation and support quadrature encoders.

TIM15, 16 and 17

They are general-purpose timers with mid-range features:

They have 16-bit auto-reload upcounters and 16-bit prescalers.

- TIM15 has 2 channels and 1 complementary channel
- TIM16 and TIM17 have 1 channel and 1 complementary channel

All channels can be used for input capture/output compare, PWM or one-pulse mode output.

The timers can work together via the Timer Link feature for synchronization or event chaining. The timers have independent DMA request generation.

The counters can be frozen in debug mode.

3.25.3 Basic timers (TIM6 and TIM7)

The basic timers are mainly used for DAC trigger generation. They can also be used as generic 16-bit timebases.



3.25.4 Low-power timer (LPTIM1)

The devices embed a low-power timer. This timer has an independent clock and are running in Stop mode if it is clocked by LSE, LSI or an external clock. It is able to wakeup the system from Stop mode.

LPTIM1 is active in Stop mode.

This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- Continuous/ one shot mode
- Selectable software/hardware input trigger
- Selectable clock source
 - Internal clock sources: LSE, LSI, HSI16 or APB clock
 - External clock source over LPTIM input (working even with no internal clock source running, used by pulse counter application).
- Programmable digital glitch filter
- Encoder mode

3.25.5 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and an 8-bit prescaler. It is clocked from an independent 32 kHz internal RC (LSI) and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

3.25.6 System window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.25.7 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source



3.26 Real-time clock (RTC) and backup registers

The RTC supports the following features:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month.
- Two programmable alarms.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 0.95 ppm resolution, to compensate for quartz crystal inaccuracy.
- Timestamp feature which can be used to save the calendar content. This function can
 be triggered by an event on the timestamp pin, or by a tamper event, or by a switch to
 VBAT mode.
- 17-bit auto-reload wakeup timer (WUT) for periodic events with programmable resolution and period.

The RTC is supplied through a switch that takes power either from the V_{DD} supply when present or from the VBAT pin.

The RTC clock sources can be:

- A 32.768 kHz external crystal (LSE)
- An external resonator or oscillator (LSE)
- The internal low power RC oscillator (LSI, with typical frequency of 32 kHz)
- The high-speed external clock (HSE) divided by 32.

The RTC is functional in VBAT mode and in all low-power modes when it is clocked by the LSI, the RTC is not functional in VBAT mode, but is functional in all low-power modes except Shutdown mode.

All RTC events (Alarm, WakeUp Timer, Timestamp) can generate an interrupt and wakeup the device from the low-power modes.

3.27 Tamper and backup registers (TAMP)

- 32-bit backup registers, retained in all low-power modes and also in VBAT mode. They
 can be used to store sensitive data as their content is protected by an tamper detection
 circuit. They are not reset by a system or power reset, or when the device wakes up
 from Standby or Shutdown mode.
- Up to three tamper pins for external tamper detection events. The external tamper pins can be configured for edge detection, edge and level, level detection with filtering.
- Five internal tampers events.
- Any tamper detection can generate a RTC timestamp event.
- Any tamper detection erases the backup registers.
- Any tamper detection can generate an interrupt and wake-up the device from all lowpower modes.



3.28 Infrared transmitter

The STM32G441xx devices provide an infrared transmitter solution. The solution is based on internal connections between TIM16 and TIM17 as shown in the figure below.

TIM17 is used to provide the carrier frequency and TIM16 provides the main signal to be sent. The infrared output signal is available on PB9 or PA13.

To generate the infrared remote control signals, TIM16 channel 1 and TIM17 channel 1 must be properly configured to generate correct waveforms. All standard IR pulse modulation modes can be obtained by programming the two timers output compare channels.




Figure 4. Infrared transmitter

3.29 Inter-integrated circuit interface (I²C)

The device embeds three I2C. Refer to *Table 6: I2C implementation* for the features implementation.

The I²C bus interface handles communications between the microcontroller and the serial I²C bus. It controls all I²C bus-specific sequencing, protocol, arbitration and timing.

The I2C peripheral supports:

- I²C-bus specification and user manual rev. 5 compatibility:
 - Slave and master modes, multimaster capability
 - Standard-mode (Sm), with a bitrate up to 100 kbit/s
 - Fast-mode (Fm), with a bitrate up to 400 kbit/s
 - Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and 20 mA output drive I/Os
 - 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
 - Programmable setup and hold times
 - Optional clock stretching
- System management bus (SMBus) specification rev 2.0 compatibility:
 - Hardware PEC (packet error checking) generation and verification with ACK control
 - Address resolution protocol (ARP) support
 - SMBus alert
- Power system management protocol (PMBusTM) specification rev 1.1 compatibility
- Independent clock: a choice of independent clock sources allowing the I2C communication speed to be independent from the PCLK reprogramming.
- Wakeup from Stop mode on address match
- Programmable analog and digital noise filters
- 1-byte buffer with DMA capability

Table 6. I2C implementation

I2C features ⁽¹⁾	I2C1	I2C2	I2C3
Standard-mode (up to 100 kbit/s)	Х	Х	Х
Fast-mode (up to 400 kbit/s)	Х	Х	Х
Fast-mode Plus with 20mA output drive I/Os (up to 1 Mbit/s)	Х	Х	Х
Programmable analog and digital noise filters	Х	Х	Х
SMBus/PMBus hardware support	Х	Х	Х
Independent clock	Х	Х	Х
Wakeup from Stop mode on address match	Х	Х	Х

1. X: supported



3.30 Universal synchronous/asynchronous receiver transmitter (USART)

The STM32G441xx devices have three embedded universal synchronous receiver transmitters (USART1, USART2 and USART3) and one universal asynchronous receiver transmitters (UART4).

These interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode and have LIN master/slave capability. They provide hardware management of the CTS and RTS signals, and RS485 driver enable.

The USART1, USART2 and USART3 also provide a Smartcard mode (ISO 7816 compliant) and an SPI-like communication capability.

The USART comes with a Transmit FIFO (TXFIFO) and a Receive FIFO (RXFIFO). FIFO mode is enabled by software and is disabled by default.

All USART have a clock domain independent from the CPU clock, allowing the USARTx (x=1,2,3,4) to wake up the MCU from Stop mode. The wakeup from Stop mode can be done on:

- Start bit detection
- Any received data frame
- A specific programmed data frame
- Some specific TXFIFO/RXFIFO status interrupts when FIFO mode is enabled

All USART interfaces can be served by the DMA controller.

Table 7. USART/UART/LPUART features

USART modes/features ⁽¹⁾	USART1	USART2	USART3	UART4	LPUART1
Hardware flow control for modem	Х	Х	Х	Х	Х
Continuous communication using DMA	X	Х	Х	Х	Х
Multiprocessor communication	Х	Х	Х	Х	Х
Synchronous mode	Х	Х	Х	-	-
Smartcard mode	Х	Х	Х	-	-
Single-wire half-duplex communication	Х	Х	Х	Х	Х
IrDA SIR ENDEC block	Х	Х	Х	Х	-
LIN mode	Х	Х	Х	Х	-
Dual clock domain	Х	Х	Х	Х	Х
Wakeup from Stop mode	Х	Х	Х	Х	Х
Receiver timeout interrupt	Х	Х	Х	Х	-
Modbus communication	Х	Х	Х	Х	-
Auto baud rate detection	X (4 modes)			-	
Driver Enable	Х	Х	Х	Х	Х
LPUART/USART data length	7, 8 and 9 bits			•	

34/64 DocID031375 Rev 0.1

USART modes/features ⁽¹⁾	USART1	USART2	USART3	UART4	LPUART1
Tx/Rx FIFO	X				
Tx/Rx FIFO size	8				

Table 7. USART/UART/LPUART features (continued)

3.31 Low-power universal asynchronous receiver transmitter (LPUART)

The STM32G441xx devices embed one Low-Power UART. The LPUART supports asynchronous serial communication with minimum power consumption. It supports half-duplex single-wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUART comes with a Transmit FIFO (TXFIFO) and a Receive FIFO (RXFIFO). FIFO mode is enabled by software and is disabled by default. It has a clock domain independent from the CPU clock, and can wakeup the system from Stop mode. The wake up from Stop mode can be done on:

- · Start bit detection
- Any received data frame
- A specific programmed data frame
- Some specific TXFIFO/RXFIFO status interrupts when FIFO mode is enabled

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption. Higher speed clock can be used to reach higher baudrates.

The LPUART interface can be served by the DMA controller.

3.32 Serial peripheral interface (SPI)

Three SPI interfaces allow communication up to TBD Mbits/s in master and up to TBD Mbits/s in slave, half-duplex, full-duplex and simplex modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits. The SPI interfaces support NSS pulse mode, TI mode and hardware CRC calculation.

Two standard I²S interfaces (multiplexed with SPI2 and SPI3) supporting four different audio standards can operate as master or slave at half-duplex communication modes. They can be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and synchronized by a specific signal. Audio sampling frequency from 8 kHz up to 192 kHz can be set by 8-bit programmable linear prescaler. When operating in master mode it can output a clock for an external audio component at 256 times the sampling frequency.

All SPI interfaces can be served by the DMA controller.



^{1.} X = supported.

3.33 Serial audio interfaces (SAI)


The device embeds 1 SAI. The SAI bus interface handles communications between the microcontroller and the serial audio protocol.

3.33.1 SAI peripheral supports

- Two independent audio sub-blocks which can be transmitters or receivers with their respective FIFO.
- 8-word integrated FIFOs for each audio sub-block.
- Synchronous or asynchronous mode between the audio sub-blocks.
- Master or slave configuration independent for both audio sub-blocks.
- Clock generator for each audio block to target independent audio frequency sampling when both audio sub-blocks are configured in master mode.
- Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit.
- Peripheral with large configurability and flexibility allowing to target as example the following audio protocol: I2S, LSB or MSB-justified, PCM/DSP, TDM, AC'97 and SPDIF out.
- Up to 16 slots available with configurable size and with the possibility to select which
 ones are active in the audio frame.
- Number of bits by frame may be configurable.
- Frame synchronization active level configurable (offset, bit length, level).
- First active bit position in the slot is configurable.
- LSB first or MSB first for data transfer.
- Mute mode.
- Stereo/Mono audio frame capability.
- Communication clock strobing edge configurable (SCK).
- Error flags with associated interrupts if enabled respectively. Overrun and underrun detection. – Anticipated frame synchronization signal detection in slave mode. – Late frame synchronization signal detection in slave mode. – Codec not ready for the AC'97 mode in reception.
- Interruption sources when enabled: Errors. FIFO requests.
- DMA interface with 2 dedicated channels to handle access to the dedicated integrated FIFO of each SAI audio sub-block.

Table 8. SAI implementation for the features implementation

SAI features	Support ⁽¹⁾
I2S, LSB or MSB-justified, PCM/DSP, TDM, AC'97	Х
Mute mode	Х
Stereo/Mono audio frame capability	Х
16 slots	Х
Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit	Х
FIFO size	X (8 word)
SPDIF	X



1. X: supported.

3.34 Controller area network (FDCAN2)

The controller area network (CAN) subsystem consists of one CAN modules and message RAM memory.

The CAN module (FDCAN) is compliant with ISO 11898-1 (CAN protocol specification version 2.0 part A, B) and CAN FD protocol specification version 1.0.

A 1 Kbyte message RAM memory implements filters, receive FIFOs, receive buffers, transmit event FIFOs, transmit buffers.

3.35 Universal serial bus (USB)

The STM32G441xx devices embed a full-speed USB device peripheral compliant with the USB specification version 2.0. The internal USB PHY supports USB FS signaling, embedded DP pull-up and also battery charging detection according to Battery Charging Specification Revision 1.2. The USB interface implements a full-speed (12 Mbit/s) function interface with added support for USB 2.0 Link Power Management. It has software-configurable endpoint setting with packet memory up-to 1 KB and suspend/resume support. It requires a precise 48 MHz clock which can be generated from the internal main PLL (the clock source must use a HSE crystal oscillator) or by the internal 48 MHz oscillator in automatic trimming mode. The synchronization for this oscillator can be taken from the USB data stream itself (SOF signalization) which allows crystal less operation.

3.36 USB Type-C™/USB Power Delivery controller (UCPD)

The device embeds one controller (UCPD) compliant with USB Type-C Rev. 1.2 and USB Power Delivery Rev. 3.0 specifications.

The controller uses specific I/Os supporting the USB Type-C and USB Power Delivery requirements, featuring:

- USB Type-C pull-up (Rp, all values) and pull-down (Rd) resistors
- "Dead battery" support
- USB Power Delivery message transmission and reception
- FRS (fast role swap) support

The digital controller handles notably:

- USB Type-C level detection with de-bounce, generating interrupts
- FRS detection, generating an interrupt
- Byte-level interface for USB Power Delivery payload, generating interrupts (DMA compatible)
- USB Power Delivery timing dividers (including a clock pre-scaler)
- CRC generation/checking
- 4b5b encode/decode
- Ordered sets (with a programmable ordered set mask at receive)
- Frequency recovery in receiver during preamble



The interface offers low-power operation compatible with Stop mode, maintaining the capacity to detect incoming USB Power Delivery messages and FRS signaling.

3.37 Clock recovery system (CRS)

The devices embed a special block which allows automatic trimming of the internal 48 MHz oscillator to guarantee its optimal accuracy over the whole device operational range. This automatic trimming is based on the external synchronization signal, which could be either derived from USB SOF signalization, from LSE oscillator, from an external signal on CRS_SYNC pin or generated by user software. For faster lock-in during startup it is also possible to combine automatic trimming with manual trimming action.

3.38 Development support

3.38.1 Serial wire JTAG debug port (SWJ-DP)

The Arm SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

Debug is performed using 2 pins only instead of 5 required by the JTAG (JTAG pins could be re-use as GPIO with alternate function): the JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

3.38.2 Embedded Trace Macrocell™

The Arm Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32G441xx devices through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. Real-time instruction and data flow activity be recorded and then formatted for display on the host computer that runs the debugger software. TPA hardware is commercially available from common development tool vendors.

The Embedded Trace Macrocell operates with third party debugger software tools.






4 Pinouts and pin description

4.1 UFQFPN32 pinout description


Figure 5. STM32G441xx UFQFPN32 pinout



1. The above figure shows the package top view.

4.2 LQFP32 pinout description

Figure 6. STM32G441xx LQFP32 pinout




1. The above figure shows the package top view



4.3 QFPN48 pinout description


Figure 7. STM32G441xx UFQFPN48 pinout



- 1. The above figure shows the package top view
- 2. VSS pads are connected to the exposed pad.

4.4 LQFP48 pinout description

Figure 8. STM32G441xx LQFP48 pinout




1. The above figure shows the package top view



4.5 WLCSP49 ballout description


Figure 9. STM32G441xx WLCSP49 ballout



1. The above figure shows the package top view

4.6 LQFP64 pinout description

Figure 10. STM32G441xx LQFP64 pinout




1. The above figure shows the package top view.



4.7 TFBGA64 ballout description

Figure 11. STM32G441xx TFBGA64 ballout




1. The above figure shows the package top view



4.8 LQFP100 pinout description

Figure 12. STM32G441xx LQFP100 pinout



1. The above figure shows the package top view.





4.9 Pin definition

Table 9. Legend/abbreviations used in the pinout table

Name	Abbreviation	Definition
Pin name		specified in brackets below the pin name, the pin function during and after as the actual pin name
	S	Supply pin
Pin type	I	Input only pin
	I/O	Input / output pin
	FT	5 V tolerant I/O
	TT	3.6 V tolerant I/O
	В	Dedicated BOOT0 pin
I/O structure	NRST	Bidirectional reset pin with embedded weak pull-up resistor
		Option for TT or FT I/Os
	_f ⁽¹⁾	I/O, Fm+ capable
	_a ⁽²⁾	I/O, with Analog switch function supplied by V _{DDA}
Notes	Unless otherwise	specified by a note, all I/Os are set as floating inputs during and after reset
	Alternate functions	Functions selected through GPIOx_AFR registers
Pin functions	Additional functions	Functions directly selected/enabled through peripheral registers

^{1.} The related I/O structures in *Table 10* are: FT_f, FT_fa.



^{2.} The related I/O structures in *Table 10* are: FT_a, FT_fa, TT_a.

Table 10. STM32G441xx pin definition⁽¹⁾

			Pin N	lumbe	r								
QFN32	LQFP32	QFN48	LQFP48	WLCSP49	LQFP64	UFBGA64	LQFP100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
-	-	-	-	-	-	-	1	PE2	I/O	FT		TRACECK, TIM3_CH1, SAI_CK1, SAI_MCLK_A, EVENTOUT	-
-	1	1	-	-	1	-	2	PE3	1/0			TRACED0, TIM3_CH2, SAI_SD_B, EVENTOUT	-
-	ı	1	-	-	1	-	3	PE4	I/O	F	1	TRACED1, TIM3_CH3, SAI_D2, SAI_FS_A, EVENTOUT	-
-	-	-	-	-	-	-	4	PE5	I/O	FT	-	TRACED2, TIM3_CH4, SAI_CK2, SAI_SCK_A, EVENTOUT	-
-	-	-	-	-	-		5	PE6	1/0	FT	-	TRACED3, SAI_D1, SAI_SD_A, EVENTOUT	WKUP3, RTC_TAMP3
-	-	1	1	B7	1	C2	6	VBAT	S	ı	-	-	-
-	-	2	2	C5	2	B1	7	PC13	I/O	FT	-	TIM1_BKIN, TIM1_CH1N, TIM8_CH4N, EVENTOUT	WKUP2, RTC_TAMP1, RTC_TS, RTC_OUT1
-	-	3	3	C 7	3	C1	8	PC14- OSC32_IN	I/O	FT	-	EVENTOUT	OSC32_IN
-	-	4	4	D7	4	D1	9	PC15- OSC32_OUT	I/O	FT	-	EVENTOUT	OSC32_OUT
-	1	1	-	-	-	-	10	PF9	I/O	FT	-	TIM15_CH1, SPI2_SCK, SAI_FS_B, EVENTOUT	-
-	-	-	-	-	-	-	11	PF10	I/O	FT	-	TIM15_CH2, SPI2_SCK, SAI_D3, EVENTOUT	-

Table 10. STM32G441xx pin definition⁽¹⁾ (continued)

			Pin N	lumbe	er								
QFN32	LQFP32	QFN48	LQFP48	WLCSP49	LQFP64	UFBGA64	LQFP100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
2	2	5	5	E7	5	E1	12	PF0-OSC_IN	ı	FT_f		I2C2_SDA, SPI2_NSS/ I2S2_WS, TIM1_CH3N, EVENTOUT	ADC1_IN10, OSC_IN
3	3	6	6	E6	6	F1	13	PF1- OSC_OUT	0	뒫	-	SPI2_SCK/ I2S2_CK, EVENTOUT	ADC2_IN10, COMP3_INM, OSC_OUT
4	4	7	7	C6	7	D2	14	PG10-NRST	I/O	FT	-	MCO, EVENTOUT	NRST
-	1	-	-	-	8	E2	15	PC0	I/O	ТТ	-	LPTIM1_IN1, TIM1_CH1, LPUART1_RX, EVENTOUT	ADC12_IN6, COMP3_INM
-	-	-	-	-	9	C3	16	PC1	I/O	TT	-	LPTIM1_OUT, TIM1_CH2, LPUART1_TX, SAI_SD_A, EVENTOUT	ADC12_IN7, COMP3_INP
-	-	-	-	-	10	D3	17	PC2	1/0	FT_a	-	SLEEPDEEP, LPTIM1_IN2, TIM1_CH3, COMP3_OUT, EVENTOUT	ADC12_IN8
-	ı	1	-		11	G1	18	PC3	I/O	TT	-	SLEEP, LPTIM1_ETR, TIM1_CH4, SAI_D1, TIM1_BKIN2, SAI_SD_A, EVENTOUT	ADC12_IN9
-	-	-	-	-	-	-	19	PF2	I/O	FT	-	I2C2_SMBA, EVENTOUT	-
5	5	8	8	F7	12	F2	20	PA0	I/O	TT	-	TIM2_CH1, USART2_CTS, COMP1_OUT, TIM8_BKIN, TIM8_ETR, TIM2_ETR, EVENTOUT	ADC12_IN1, COMP1_INM, COMP3_INP, RTC_TAMP2, WKUP1
6	6	9	9	D6	13	E3	21	PA1	I/O	TT	-	RTC_REFIN, TIM2_CH2, USART2_RTS_DE, TIM15_CH1N, EVENTOUT	ADC12_IN2, COMP1_INP, OPAMP1_VINP, OPAMP3_VINP



Table 10. STM32G441xx pin definition⁽¹⁾ (continued)

			Pin N	lumbe	r								
QFN32	LQFP32	QFN48	LQFP48	WLCSP49	LQFP64	UFBGA64	LQFP100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
7	7	10	10	F6	14	F3	22	PA2	I/O	TT (TIM2_CH3, USART2_TX, COMP2_OUT, TIM15_CH1, LPUART1_TX, UCPD_FRSTX, EVENTOUT	ADC1_IN3, COMP2_INM, OPAMP1_VOUT, WKUP4/ LSCO
-	-	-	-	-	15	G2	23	VSS_2	S	7	>	-	-
-	-	-	-	-	16	H1	24	VDD_2	S	-	-	-	-
8	8	11	11	G7	17	H2	25	РАЗ	I/O	П	-	TIM2_CH4, SAI_CK1, USART2_RX, TIM15_CH2, LPUART1_RX, SAI_MCLK_A, EVENTOUT	ADC1_IN4, COMP2_INP, OPAMP1_VINM/ OPAMP1_VINP
9	0	12	12	E5	18	D4	26	PA4	I/O	ТТ	1	TIM3_CH2, SPI1_NSS, SPI3_NSS/ I2S3_WS, USART2_CK, SAI_FS_B, EVENTOUT	ADC2_IN17, DAC1_OUT1, COMP1_INM
10	10	13	13	F5	19	E4	27	PA5	I/O	TT	-	TIM2_CH1, TIM2_ETR, SPI1_SCK, UCPD_FRSTX, EVENTOUT	ADC2_IN13, DAC1_OUT2, COMP2_INM, OPAMP2_VINM
11	11	14	14	G6	20	G3	28	PA6	I/O	тт	-	TIM16_CH1, TIM3_CH1, TIM8_BKIN, SPI1_MISO, TIM1_BKIN, COMP1_OUT, LPUART1_CTS, EVENTOUT	ADC2_IN3, OPAMP2_VOUT
12	12	15	15	D5	21	Н3	29	PA7	I/O	тт	-	TIM17_CH1, TIM3_CH2, TIM8_CH1N, SPI1_MOSI, TIM1_CH1N, COMP2_OUT, UCPD_FRSTX, EVENTOUT	ADC2_IN4, COMP2_INP, OPAMP1_VINP, OPAMP2_VINP

Table 10. STM32G441xx pin definition⁽¹⁾ (continued)

			Pin N	lumbe	r								
QFN32	LQFP32	QFN48	LQFP48	WLCSP49	LQFP64	UFBGA64	LQFP100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
-	1	16	-	D4	22	D5	30	PC4	I/O	FT_fa		TIM1_ETR, I2C2_SCL, USART1_TX, EVENTOUT	ADC2_IN5
ı	1	1	1	1	23	F4	31	PC5	1/0	(F)	1	TIM15_BKIN, SAI_D3, TIM1_CH4N, USART1_RX, EVENTOUT	ADC2_IN11, OPAMP1_VINM, OPAMP2_VINM, WKUP5
13	13	17	16	G5	24	E5	32	PB0	1/0	Т	-	TIM3_CH3, TIM8_CH2N, TIM1_CH2N, UCPD_FRSTX, EVENTOUT	ADC1_IN15, COMP4_INP, OPAMP2_VINP, OPAMP3_VINP
1	1	18	17	E4	25	F5	33	PB1	I/O	П	-	TIM3_CH4, TIM8_CH3N, TIM1_CH3N, COMP4_OUT, LPUART1_RTS_DE, EVENTOUT	ADC1_IN12, COMP1_INP, OPAMP3_VOUT
1	1	19	18	F4	26	H4	34	PB2	I/O	TT	-	RTC_OUT2, LPTIM1_OUT, I2C3_SMBA, EVENTOUT	ADC2_IN12, COMP4_INM, OPAMP3_VINM
14	14	-	19	G4	27	G4	35	VSSA	S	-	-	-	-
-	-	20	20	F3	28	G5	36	VREF+	S	-	-	-	VREF_OUT
15	15	21	21	G3	29	H5	37	VDDA	S	-	-	-	-
-	-	-	-		-	-	38	PE7	I/O	TT	-	TIM1_ETR, SAI_SD_B, EVENTOUT	COMP4_INP
-	1	-	-	1	-	1	39	PE8	I/O	TT	-	TIM1_CH1N, SAI_SCK_B, EVENTOUT	COMP4_INM
-	-	-	-	-	-	-	40	PE9	I/O	FT_a	1	TIM1_CH1, SAI_FS_B, EVENTOUT	
-	-	-	-	-	-	-	41	PE10	I/O	FT_a	-	TIM1_CH2N, SAI_MCLK_B, EVENTOUT	-
-	1	1	-	-	1	-	42	PE11	I/O	FT_a	-	TIM1_CH2, EVENTOUT	-

Table 10. STM32G441xx pin definition⁽¹⁾ (continued)

			Pin N	lumbe	er								
QFN32	LQFP32	QFN48	LQFP48	WLCSP49	LQFP64	UFBGA64	LQFP100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
-	-	-	-	-	-	-	43	PE12	I/O	FT_a	Ī	TIM1_CH3N, EVENTOUT	-
-	-	-	-	-	-	-	44	PE13	I/O	FT_a	-	TIM1_CH3, EVENTOUT	-
-	1	-	-	-	-	1	45	PE14	I/O	FT_a	-	TIM1_CH4, TIM1_BKIN2, EVENTOUT	-
-	1	-	-	-	-	1	46	PE15	1/0	FT_a		TIM1_BKIN, TIM1_CH4N, USART3_RX, EVENTOUT	-
-	-	22	22	F2	30	H6	47	PB10	I/O	TT	-	TIM2_CH3, USART3_TX, LPUART1_RX, TIM1_BKIN, SAI_SCK_A, EVENTOUT	OPAMP3_VINM
16	16	-	23	G2	31	G7	48	VSS	S	7	-	-	-
17	17	23	24	G1	32	H8	49	VDD	S	-	-	-	-
-	-	24	25	E3	33	H7	50	PB11	I/O	тт	-	TIM2_CH4, USART3_RX, LPUART1_TX, EVENTOUT	ADC12_IN14
1	1	25	26	F1	34	G8	51	PB12	I/O	TT	-	I2C2_SMBA, SPI2_NSS/ I2S2_WS, TIM1_BKIN, USART3_CK, LPUART1_RTS_DE, EVENTOUT	ADC1_IN11
1	1	26	27	E2	35	G6	52	PB13	I/O	TT	-	SPI2_SCK/I2S2_CK, TIM1_CH1N, USART3_CTS, LPUART1_CTS, EVENTOUT	OPAMP3_VINP
-	-	27	28	D3	36	F8	53	PB14	I/O	тт	-	TIM15_CH1, SPI2_MISO, TIM1_CH2N, USART3_RTS_DE, COMP4_OUT, EVENTOUT	ADC1_IN5, OPAMP2_VINP



Table 10. STM32G441xx pin definition⁽¹⁾ (continued)

			Pin N	lumbe	er								
QFN32	LQFP32	QFN48	LQFP48	WLCSP49	LQFP64	UFBGA64	LQFP100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
-	-	28	29	E1	37	F7	54	PB15	I/O	П		RTC_REFIN, TIM15_CH2, TIM15_CH1N, COMP3_OUT, TIM1_CH3N, SPI2_MOSI/ I2S2_SD, EVENTOUT	ADC2_IN15
-	-	-	-	-	-	-	55	PD8	1/0	TT	1	USART3_TX, EVENTOUT	-
-	-	-	-	-	-	-	56	PD9	I/O	TT	1	USART3_RX, EVENTOUT	-
-	-	-	-	-	-	-	57	PD10	I/O	TT	-	USART3_CK, EVENTOUT	-
-	-	-	-	1	-	-	58	PD11	I/O	TT	-	USART3_CTS, EVENTOUT	-
-	-	-	-	-	-	-	59	PD12	1/0	ŢT	1	TIM4_CH1, USART3_RTS_DE, EVENTOUT	-
-	-	-	-	-	-	(-/	60	PD13	1/0	TT	-	TIM4_CH2, EVENTOUT	-
-	-	-	-	-	Ī	-	61	PD14	I/O	TT	1	TIM4_CH3, EVENTOUT	OPAMP2_VINP
-	-	-	-	_/		-	62	PD15	I/O	TT	1	TIM4_CH4, SPI2_NSS, EVENTOUT	-
-	-	-	-	-	7 -	-	63	VSS	S	-	-	-	-
-	-	-	-		-	-	64	VDD	S	-	-	-	-
-	-	29	-	D1	38	E8	65	PC6	I/O	FT_f	-	TIM3_CH1, TIM8_CH1, I2S2_MCK, EVENTOUT	-
-	-	-	-	-	39	E7	66	PC7	I/O	FT_f	1	TIM3_CH2, TIM8_CH2, I2S3_MCK, EVENTOUT	-
-	-	-	-	-	40	F6	67	PC8	I/O	FT_f	1	TIM3_CH3, TIM8_CH3, I2C3_SCL, EVENTOUT	-

Table 10. STM32G441xx pin definition⁽¹⁾ (continued)

			Pin N	lumbe	r								
QFN32	LQFP32	QFN48	LQFP48	WLCSP49	LQFP64	UFBGA64	LQFP100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
-	-	-	-	-	41	D8	68	PC9	I/O	FT_f		TIM3_CH4, TIM8_CH4, I2SCKIN, TIM8_BKIN2, I2C3_SDA, EVENTOUT	-
18	18	30	30	D2	42	E6	69	PA8	I/O	ТТ		MCO, I2C3_SCL, I2C2_SDA, I2S2_MCK, TIM1_CH1, USART1_CK, TIM4_ETR, SAI_CK2, SAI_SCK_A,	-
19	19	31	31	C3	43	D7	70	PA9	I/O	FT_fa	-	I2C3_SMBA, I2C2_SCL, I2S3_MCK, TIM1_CH2, USART1_TX, TIM15_BKIN, TIM2_CH3, CAN1_RXFD,	UCPD_DBCC1
20	20	32	32	C2	44	D6	71	PA10	I/O	FT_fa	ı	TIM17_BKIN, USB_CRS_SYNC, I2C2_SMBA, SPI2_MISO, TIM1_CH3, USART1_RX, CAN1_TXFD, TIM2_CH4,	UCPD_DBCC2
21	21	33	33	C1	45	C8	72	PA11	I/O	FT	-	SPI2_MOSI/ I2S2_SD, TIM1_CH1N, USART1_CTS, COMP1_OUT, CAN1_RX, TIM4_CH1, TIM1_CH4, TIM1_BKIN2, EVENTOUT	USB_DM

Table 10. STM32G441xx pin definition⁽¹⁾ (continued)

			Pin N	lumbe	er								
QFN32	LQFP32	QFN48	LQFP48	WLCSP49	LQFP64	UFBGA64	LQFP100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
22	22	34	34	B1	46	В8	73	PA12	1/0	FT		TIM16_CH1, I2SCKIN, TIM1_CH2N, USART1_RTS_DE, COMP2_OUT, CAN1_TX, TIM4_CH2, TIM1_ETR, EVENTOUT	USB_DP
-	-	-	35	-	47	B7	74	VSS	S	-		-	-
-	-	35	36	-	48	A8	75	VDD	S	-	-	-	-
23	23	36	37	B2	49	C7	76	PA13	I/O	FT	-	SWDIO-JTMS, TIM16_CH1N, I2C1_SCL, IR_OUT, USART3_CTS, TIM4_CH3, SAI_SD_B, EVENTOUT	-
24	24	37	38	В3	50	C6	77	PA14	I/O	FT_f	-	SWCLK-JTCK, LPTIM1_OUT, I2C1_SDA, TIM8_CH2, TIM1_BKIN, USART2_TX, SAI_FS_B, EVENTOUT	-
25	25	38	39	A1	51	A7	78	PA15	I/O	FT_f	-	JTDI, TIM2_CH1, TIM8_CH1, I2C1_SCL, SPI1_NSS, SPI3_NSS/ I2S3_WS, USART2_RX,	-
-	-	39	-	-	52	C5	79	PC10	I/O	FT	-	TIM8_CH1N, UART4_TX, SPI3_SCK/ I2S3_CK, USART3_TX, EVENTOUT	-

Table 10. STM32G441xx pin definition⁽¹⁾ (continued)

			Pin N	lumbe	er							-	
QFN32	LQFP32	QFN48	LQFP48	WLCSP49	LQFP64	UFBGA64	LQFP100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
-	'	40	-	A2	53	В6	80	PC11	I/O	FT_f		TIM8_CH2N, UART4_RX, SPI3_MISO, USART3_RX, I2C3_SDA, EVENTOUT	-
-	1	-	-	-	54	A6	81	PC12	I/O	F	4	TIM8_CH3N, SPI3_MOSI/ I2S3_SD, USART3_CK, UCPD_FRSTX, EVENTOUT	•
-	-	-	-	-	-	-	82	PD0	I/O	FT	-	TIM8_CH4N, CAN1_RX, EVENTOUT	-
-	-	-	-	-	-	-	83	PD1	I/O	FT	-	TIM8_CH4, TIM8_BKIN2, CAN1_TX, EVENTOUT	-
-	-	-	-	-	55	B 5	84	PD2	1/0	FT	-	TIM3_ETR, TIM8_BKIN, EVENTOUT	-
-	-	-	-	-	<u> </u>	-	85	PD3	I/O	FT	-	TIM2_CH1/ TIM2_ETR, USART2_CTS, EVENTOUT	-
-	-	-	-		-		86	PD4	I/O	FT	-	TIM2_CH2, USART2_RTS_DE, CAN1_RXFD, EVENTOUT	-
-	-	-	-	-	-	-	87	PD5	I/O	FT	-	USART2_TX, CAN1_TXFD, EVENTOUT	-
-	-	-	-	-	-	-	88	PD6	I/O	FT	-	TIM2_CH4, SAI_D1, USART2_RX, SAI_SD_A, EVENTOUT	-
-	-	-	-	-	-	-	89	PD7	I/O	FT	-	TIM2_CH3, USART2_CK, EVENTOUT	-

Table 10. STM32G441xx pin definition⁽¹⁾ (continued)

			Pin N	lumbe	r								
QFN32	LQFP32	QFN48	LQFP48	WLCSP49	LQFP64	UFBGA64	LQFP100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
26	26	41	40	A3	56	A5	90	PB3	1/0) - <	JTDO-TRACESWO, TIM2_CH2, TIM4_ETR, USB_CRS_SYNC, TIM8_CH1N, SPI1_SCK, SPI3_SCK/ I2S3_CK, USART2_TX, TIM3_ETR, SAI_SCK_B, EVENTOUT	-
27	27	42	41	B4	57	C4	91	PB4	I/O	FT	-	JTRST, TIM16_CH1, TIM3_CH1, TIM8_CH2N, SPI1_MISO, SPI3_MISO, USART2_RX, TIM17_BKIN, SAI_MCLK_B, EVENTOUT	UCPD_CC2
28	28	43	42	A43	58	B4	92	PB5	I/O	FT_f	-	TIM16_BKIN, TIM3_CH2, TIM8_CH3N, I2C1_SMBA, SPI1_MOSI, SPI3_MOSI/ I2S3_SD, USART2_CK, I2C3_SDA, TIM17_CH1, LPTIM1_IN1, SAI_SD_B, EVENTOUT	-
29	29	44	43	C4	59	A4	93	PB6	I/O	FT_f	-	TIM16_CH1N, TIM4_CH1, TIM8_CH1, TIM8_ETR, USART1_TX, COMP4_OUT, TIM8_BKIN2, LPTIM1_ETR, SAI_FS_B, EVENTOUT	UCPD_CC1



Table 10. STM32G441xx pin definition⁽¹⁾ (continued)

		I	Pin N	lumbe	er						,		
QFN32	LQFP32	QFN48	LQFP48	WLCSP49	LQFP64	UFBGA64	LQFP100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
30	30	45	44	A5	60	А3	94	PB7	1/0	FI		TIM17_CH1N, TIM4_CH2, I2C1_SDA, TIM8_BKIN, USART1_RX, COMP3_OUT, TIM3_CH4, LPTIM1_IN2, UART4_CTS, EVENTOUT	PVD_IN
31	31	46	45	B5	61	В3	95	PB8-BOOT0	1/0	£1_f	-	TIM16_CH1, TIM4_CH3, SAI_CK1, I2C1_SCL, USART3_RX, COMP1_OUT, CAN1_RX, TIM8_CH2, TIM1_BKIN, SAI_MCLK_A, EVENTOUT	-
-	-	47	46	B6	62	A2	96	PB9	I/O	FT_f	-	TIM17_CH1, TIM4_CH4, SAI_D2, I2C1_SDA, IR_OUT, USART3_TX, COMP2_OUT, CAN1_TX, TIM8_CH3, TIM1_CH3N, SAI_FS_A, EVENTOUT	-
-	1	-	-	-	-	-	97	PE0	I/O	FT	-	TIM4_ETR, TIM16_CH1, USART1_TX, CAN1_RXFD, EVENTOUT	-
-	-	-	-	-	-	-	98	PE1	I/O	FT	-	TIM17_CH1, USART1_RX, CAN1_TXFD, EVENTOUT	-
32	32	-	47	A6	63	B2	99	VSS	S	-	-	-	-
1	1	48	48	A7	64	A1	100	VDD	S	-	-	-	-

^{1.} Function availability depends on the chosen device.



DocID031375 Rev 0.1

Table 11. Alternate function

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS_AF	LPTIM1/TI M2/5/15/1 6/17	I2C3/TIM1/ 2/3/4/8/15/ GPCOMP1	I2C3/SAI/ USB/TIM8/ 15/ GPCOMP3	I2C1/2/3/ TIM1/8/16/ 17	SPI1/2/3/ I2S2/3/ UART4 /TIM8/Infra red	SPI2/3/ I2S2/3/ TIM1/8/ Infrared	USART1/2/ 3/CAN	I2C3/4 /UART4/ LPUART1/ GPCOMP1/ 2/3	CAN/TIM1/ 8/15/CAN1	TIM2/3/4/8/ 17	LPTIM1/TI M1/8/CAN1	LPUART1/ SAI/TIM1	SAI/ OPAMP2	UART4/SAI /TIM2/15/ UCPD	EVENT
	PA0	-	TIM2_ CH1	-			-	-	USART2_ CTS	COMP1_ OUT	TIM8_BKIN	TIM8_ETR	-	-	-	TIM2_ETR	EVENT OUT
	PA1	RTC_ REFIN	TIM2_ CH2	-	-)		-	USART2_ RTS_DE	-	TIM15_ CH1N	-	-	-	-	-	EVENT OUT
	PA2	-	TIM2_ CH3	-	-	-		-	USART2_ TX	COMP2_ OUT	TIM15_ CH1	-	-	LPUART1_ TX	-	UCPD_ FRSTX	EVENT OUT
	PA3	-	TIM2_ CH4		SAI_CK1	<u> </u>	-		USART2_ RX	-	TIM15_ CH2			LPUART1_ RX	SAI_ MCLK_A	-	EVENT OUT
	PA4	-	-	TIM3_CH2	-	-	SPI1_NSS	SPI3_NSS/ I2S3_WS	USART2_ CK	-	-	-	-	-	SAI_FS_B	-	EVENT OUT
	PA5	-	TIM2_ CH1	TIM2_ETR	-		SPI1_SCK	-	2.0	-	-	-	-	-	-	UCPD_ FRSTX	EVENT OUT
	PA6	-	TIM16_ CH1	TIM3_CH1	-	TIM8_BKIN	SPI1_MISO	TIM1_BKIN		COMP1_ OUT	-	-	-	LPUART1_ CTS	-	-	EVENT OUT
	PA7	-	TIM17_ CH1	TIM3_CH2	-	TIM8_ CH1N	SPI1_MOSI	TIM1_ CH1N	<u> </u>	COMP2_ OUT		-	-	-	-	UCPD_ FRSTX	EVENT OUT
Port A	PA8	МСО	-	I2C3_SCL	-	I2C2_SDA	I2S2_MCK	TIM1_CH1	USART1_ CK		1	TIM4_ETR	-	SAI_CK2	-	SAI_ SCK_A	EVENT OUT
	PA9	-	-	I2C3_ SMBA	-	I2C2_SCL	I2S3_MCK	TIM1_CH2	USART1_ TX	-	TIM15_ BKIN	TIM2_CH3	CAN1_ RXFD	-	-	SAI_FS_A	EVENT OUT
	PA10	-	TIM17_ BKIN	1	USB_ CRS_SYNC	I2C2_ SMBA	SPI2_MISO	TIM1_CH3	USART1_ RX	1	CAN1_ TXFD	TIM2_CH4	TIM8_BKIN	SAI_D1	-	SAI_SD_A	EVENT OUT
	PA11	-	-	-	-	-	SPI2_MOSI /I2S2_SD	TIM1_ CH1N	USART1_ CTS	COMP1_ OUT	CAN1_RX	TIM4_CH1	TIM1_CH4	TIM1_ BKIN2	-	-	EVENT OUT
	PA12	=	TIM16_ CH1	-	-	-	I2SCKIN	TIM1_ CH2N	USART1_ RTS_DE	COMP2_ OUT	CAN1_TX	TIM4_CH2	TIM1_ETR	-	-	-	EVENT OUT
	PA13	SWDIO- JTMS	TIM16_ CH1N	-	-	I2C1_SCL	IR_OUT	-	USART3_ CTS	-	-	TIM4_CH3	-	-	SAI_SD_B	-	EVENT OUT
	PA14	SWCLK- JTCK	LPTIM1_ OUT	-	-	I2C1_SDA	TIM8_CH2	TIM1_BKIN	USART2_ TX	-	-	-	-	-	SAI_FS_B	-	EVENT OUT
	PA15	JTDI	TIM2_ CH1	TIM8_CH1	-	I2C1_SCL	SPI1_NSS	SPI3_NSS/ I2S3_WS	USART2_ RX	UART4_ RTS_DE	TIM1_BKIN	-	-	-	-	TIM2_ETR	EVENT OUT





Table 11. Alternate function (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS_AF	LPTIM1/TI M2/5/15/1 6/17	I2C3/TIM1/ 2/3/4/8/15/ GPCOMP1	I2C3/SAI/ USB/TIM8/ 15/ GPCOMP3	I2C1/2/3/ TIM1/8/16/ 17	SPI1/2/3/ I2S2/3/ UART4 /TIM8/Infra red	SPI2/3/ I2S2/3/ TIM1/8/ Infrared	USART1/2/ 3/CAN	I2C3/4 /UART4/ LPUART1/ GPCOMP1/ 2/3	CAN/TIM1/ 8/15/CAN1	TIM2/3/4/8/ 17	LPTIM1/TI M1/8/CAN1	LPUART1/ SAI/TIM1	SAI/ OPAMP2	UART4/SAI /TIM2/15/ UCPD	EVENT
	PB0	-	-	TIM3_CH3	-	TIM8_ CH2N	-	TIM1_ CH2N	-	-	-	-	-	-	-	UCPD_FR STX	EVENT OUT
	PB1	-	-	TIM3_CH4	-	TIM8_ CH3N	-	TIM1_ CH3N	-	COMP4_ OUT	-	-	-	LPUART1_ RTS_DE	-	-	EVENT OUT
	PB2	RTC_OUT2	LPTIM1_ OUT	-	-	I2C3_ SMBA	\	-	-	-	-	-	-	-	-	-	EVENT OUT
	PB3	JTDO- TRACESWO	TIM2_ CH2	TIM4_ETR	USB_CRS_ SYNC	TIM8_ CH1N	SPI1_SCK	SPI3_SCK/ I2S3_CK	USART2_ TX	-	-	TIM3_ETR	-	-	-	SAI_SCK_ B	EVENT OUT
	PB4	JTRST	TIM16_ CH1	TIM3_CH1	-	TIM8_ CH2N	SPI1_MISO	SPI3_MISO	USART2_ RX	-	-	TIM17_ BKIN	-	-	-	SAI_ MCLK_B	EVENT OUT
	PB5	-	TIM16_ BKIN	TIM3_CH2	TIM8_ CH3N	I2C1_ SMBA	SPI1_MOSI	SPI3_MOSI /I2S3_SD	USART2_ CK	I2C3_SDA	-	TIM17_ CH1	LPTIM1_ IN1	SAI_SD_B	-	-	EVENT OUT
	PB6	-	TIM16_ CH1N	TIM4_CH1	-	-	TIM8_CH1	TIM8_ETR	USART1_ TX	COMP4_ OUT	-	TIM8_ BKIN2	LPTIM1_ ETR	ı	-	SAI_FS_B	EVENT OUT
H B	PB7	-	TIM17_ CH1N	TIM4_CH2	-	I2C1_SDA	TIM8_BKIN	-	USART1_ RX	COMP3_ OUT	<u>-</u>	TIM3_CH4	LPTIM1_ IN2	-	1	UART4_ CTS	EVENT OUT
Port	PB8	-	TIM16_ CH1	TIM4_CH3	SAI_CK1	I2C1_SCL	-		USART3_ RX	COMP1_ OUT	CAN1_RX	TIM8_CH2	-	TIM1_BKIN	-	SAI_ MCLK_A	EVENT OUT
	PB9	-	TIM17_ CH1	TIM4_CH4	SAI_D2	I2C1_SDA	-	IR_OUT	USART3_ TX	COMP2_ OUT	CAN1_TX	TIM8_CH3	-	TIM1_ CH3N	-	SAI_FS_A	EVENT OUT
	PB10	-	TIM2_ CH3	-	-	-	-	-	USART3_ TX	LPUART1_ RX	-		(TIM1_BKIN	-	SAI_ SCK_A	EVENT OUT
	PB11	-	TIM2_ CH4	-	-	-	-	-	USART3_ RX	LPUART1_ TX	-	_		-	-	-	EVENT OUT
	PB12	-	-	-	-	I2C2_ SMBA	SPI2_NSS/ I2S2_WS	TIM1_BKIN	USART3_ CK	LPUART1_ RTS_DE		-	-	-	-	-	EVENT OUT
	PB13	-	-	-	-	-	SPI2_SCK/ I2S2_CK	TIM1_ CH1N	USART3_ CTS	LPUART1_ CTS	-	-	-	-	-	-	EVENT OUT
	PB14	-	TIM15_ CH1	-	-	-	SPI2_MISO	TIM1_ CH2N	USART3_ RTS_DE	COMP4_ OUT	-	-	-	-	-	-	EVENT OUT
	PB15	RTC_REFIN	TIM15_ CH2	TIM15_ CH1N	COMP3_ OUT	TIM1_ CH3N	SPI2_MOSI /I2S2_SD	-	-	-	-	-	-	-	-	-	EVENT OUT

DocID031375 Rev 0.1

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS_AF	LPTIM1/TI M2/5/15/1 6/17	I2C3/TIM1/ 2/3/4/8/15/ GPCOMP1	I2C3/SAI/ USB/TIM8/ 15/ GPCOMP3	I2C1/2/3/ TIM1/8/16/ 17	SPI1/2/3/ I2S2/3/ UART4 /TIM8/Infra red	SPI2/3/ I2S2/3/ TIM1/8/ Infrared	USART1/2/ 3/CAN	I2C3/4 /UART4/ LPUART1/ GPCOMP1/ 2/3	CAN/TIM1/ 8/15/CAN1	TIM2/3/4/8/ 17	LPTIM1/TI M1/8/CAN1	LPUART1/ SAI/TIM1	SAI/ OPAMP2	UART4/SAI /TIM2/15/ UCPD	EVENT
	PC0	-	LPTIM1_ IN1	TIM1_CH1	-	·	-	-	-	LPUART1_ RX	-	-	-	-	-	-	EVENT OUT
	PC1	-	LPTIM1_ OUT	TIM1_CH2	-	1).	-	-	-	LPUART1_ TX	-	-	-	-	SAI_SD_A	-	EVENT OUT
	PC2	SLEEPDEEP	LPTIM1_ IN2	TIM1_CH3	COMP3_ OUT	J .	>	-	-	-	-	-	-	-	-	-	EVENT OUT
	PC3	SLEEP	LPTIM1_ ETR	TIM1_CH4	SAI_D1	- 4	-	TIM1_ BKIN2	-	-	-	-	-	-	SAI_SD_A	-	EVENT OUT
	PC4	-	-	TIM1_ETR	-	I2C2_SCL	-		USART1_ TX	-	-	-	-	-	-	-	EVENT OUT
	PC5	-	-	TIM15_ BKIN	SAI_D3	-)	-	TIM1_ CH4N	USART1_ RX	-	-	-	-	-	-	-	EVENT OUT
	PC6	-	-	TIM3_CH1	-	TIM8_ CH1	-	I2S2_MCK	2),		-	-	-	-	-	-	EVENT OUT
	PC7	-	-	TIM3_CH2	-	TIM8_ CH2		I2S3_MCK	-()	X	-	-	-	-	-	-	EVENT OUT
Port C	PC8	-	-	TIM3_CH3	-	TIM8_ CH3	-	-	<u> </u>	I2C3_SCL		-	-	-	-	-	EVENT OUT
	PC9	-	-	TIM3_CH4	-	TIM8_ CH4	I2SCKIN	TIM8_ BKIN2	-	I2C3_SDA	10	-	-	-	-	-	EVENT OUT
	PC10	-	-	-	-	TIM8_ CH1N	UART4_TX	SPI3_SCK/ I2S3_CK	USART3_ TX			1		-	-	-	EVENT OUT
	PC11	-	-	-	-	TIM8_ CH2N	UART4_RX	SPI3_MISO	USART3_ RX	I2C3_SDA	-			-	-	-	EVENT OUT
	PC12	-	-	-	-	TIM8_ CH3N	-	SPI3_MOSI /I2S3_SD	USART3_ CK	-	-	-		-	-	UCPD_ FRSTX	EVENT OUT
	PC13	·	-	TIM1_BKIN	-	TIM1_ CH1N	=	TIM8_ CH4N	-	-	-	-	-	-	-	-	EVENT OUT
	PC14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PC15	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT

Table 11. Alternate function (continued)



777

Table 11. Alternate function (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS_AF	LPTIM1/TI M2/5/15/1 6/17	I2C3/TIM1/ 2/3/4/8/15/ GPCOMP1	I2C3/SAI/ USB/TIM8/ 15/ GPCOMP3	I2C1/2/3/ TIM1/8/16/ 17	SPI1/2/3/ I2S2/3/ UART4 /TIM8/Infra red	SPI2/3/ I2S2/3/ TIM1/8/ Infrared	USART1/2/ 3/CAN	I2C3/4 /UART4/ LPUART1/ GPCOMP1/ 2/3	CAN/TIM1/ 8/15/CAN1	TIM2/3/4/8/ 17	LPTIM1/TI M1/8/CAN1	LPUART1/ SAI/TIM1	SAI/ OPAMP2	UART4/SAI /TIM2/15/ UCPD	EVENT
	PD0	=	-	-	-		-	TIM8_ CH4N	-	-	CAN1_RX	-	=	=	-	=	EVENT OUT
	PD1	-	-	-	-	TIM8_CH4	-	TIM8_ BKIN2	-	-	CAN1_TX	-	-	-	-	-	EVENT OUT
	PD2	-	-	TIM3_ETR	-	TIM8_BKIN	>	-	-	-	-	-	-	-	-	-	EVENT OUT
	PD3	-	-	TIM2_CH1/ TIM2_ETR	-		-		USART2_ CTS	-	-	-	-	-	-	-	EVENT OUT
	PD4	-	-	TIM2_CH2	-	-	-	7	USART2_ RTS_DE	-	CAN1_ RXFD	-	-	-	-	-	EVENT OUT
	PD5	-	-	-			-/->	(USART2_ TX	-	CAN1_ TXFD	-	-	-	-	-	EVENT OUT
	PD6	-	-	TIM2_CH4	SAI_D1		A	-	USART2_ RX	1	-	-	-	-	SAI_SD_A	-	EVENT OUT
Port	PD7	-	-	TIM2_CH3	-	- <	-	-	USART2_ CK		•	-	-	-	-	-	EVENT OUT
"	PD8	-	-	-	-	-	-	-	USART3_ TX		10	-	-	-	-	-	EVENT OUT
	PD9	-	-	-	-	-	-	-	USART3_ RX			X	1	1	-	-	EVENT OUT
	PD10	-	-	-	-	-	-	-	USART3_ CK	•	. 4	K	-	1	-	-	EVENT OUT
	PD11	-	-	-	-	-	-	-	USART3_ CTS	1	-			-	-	-	EVENT OUT
	PD12	-	-	TIM4_CH1	-	-	-	-	USART3_ RTS_DE	1	-	1)	-	-	-	EVENT OUT
	PD13	-	-	TIM4_CH2	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PD14	-	-	TIM4_CH3	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PD15	-	-	TIM4_CH4	-	-	-	SPI2_NSS	-	-	-	-	-	=	-	-	EVENT OUT

DocID031375 Rev 0.1

Pinouts and pin description

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS_AF	LPTIM1/TI M2/5/15/1 6/17	I2C3/TIM1/ 2/3/4/8/15/ GPCOMP1	I2C3/SAI/ USB/TIM8/ 15/ GPCOMP3	I2C1/2/3/ TIM1/8/16/ 17	SPI1/2/3/ I2S2/3/ UART4 /TIM8/Infra red	SPI2/3/ I2S2/3/ TIM1/8/ Infrared	USART1/2/ 3/CAN	I2C3/4 /UART4/ LPUART1/ GPCOMP1/ 2/3	CAN/TIM1/ 8/15/CAN1	TIM2/3/4/8/ 17	LPTIM1/TI M1/8/CAN1	LPUART1/ SAI/TIM1	SAI/ OPAMP2	UART4/SAI /TIM2/15/ UCPD	EVENT
	PE0	-	-	TIM4_ETR	-	TIM16_ CH1	-	-	USART1_ TX	-	CAN1_ RXFD	-	-	-	-	-	EVENT OUT
	PE1	-	-	-	-	TIM17_ CH1	-	-	USART1_ RX	-	CAN1_ TXFD	-	-	-	-	-	EVENT OUT
	PE2	TRACECK	-	TIM3_ CH1	SAI_CK1))	-	-	-	-	-	-	-	SAI_ MCLK_A	-	EVENT OUT
	PE3	TRACED0	-	TIM3_ CH2	-	-	-	-	-	-	-	-	-	-	SAI_ SD_B	-	EVENT OUT
	PE4	TRACED1	-	TIM3_ CH3	SAI_D2	·	-		-	-	-	-	i	II.	SAI_ FS_A	-	EVENT OUT
	PE5	TRACED2	-	TIM3_ CH4	SAI_CK2	-	-			-	-	-	1	1	SAI_ SCK_A	-	EVENT OUT
	PE6	TRACED3	-	-	SAI_D1	•	-	- 1	% 7)	-	-	-	1	1	SAI_ SD_A	-	EVENT OUT
Port E	PE7	1	-	TIM1_ ETR	1	-		-		X	-	-	1	1	SAI_ SD_B	-	EVENT OUT
Po	PE8	-	-	TIM1_ CH1N	-	-	-	-	<u> </u>			-	-	-	SAI_ SCK_B	-	EVENT OUT
	PE9	-	-	TIM1_ CH1	-	-	-	-	-	-	10	-	-	-	SAI_ FS_B	-	EVENT OUT
	PE10	-	-	TIM1_ CH2N	-	-	-	-	-	-			-	-	SAI_ MCLK_B	-	EVENT OUT
	PE11	1	-	TIM1_ CH2	1	-	-	1	-				5	1	1	-	EVENT OUT
	PE12	-	-	TIM1_ CH3N	-	-	-	-	-	-	-			-	-	-	EVENT OUT
	PE13	-	-	TIM1_ CH3	-	-	-	-	-	-	-	-		-	-	-	EVENT OUT
	PE14	-	-	TIM1_ CH4	-	-	-	TIM1_ BKIN2	-	-	7 .	-	-	1	ı	-	EVENT OUT
	PE15	-	-	TIM1_ BKIN	-	-	-	TIM1_ CH4N	USART3_ RX	-	-	-	-	-	-	-	EVENT OUT

Table 11. Alternate function (continued)



ST RESTRICTED - SUBJECT TO NON-DISCLOSURE AGREEMENT - DO NOT COPY

777

Table 11. Alternate function (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS_AF	LPTIM1/TI M2/5/15/1 6/17	I2C3/TIM1/ 2/3/4/8/15/ GPCOMP1	I2C3/SAI/ USB/TIM8/ 15/ GPCOMP3	I2C1/2/3/ TIM1/8/16/ 17	SPI1/2/3/ I2S2/3/ UART4 /TIM8/Infra red	SPI2/3/ I2S2/3/ TIM1/8/ Infrared	USART1/2/ 3/CAN	I2C3/4 /UART4/ LPUART1/ GPCOMP1/ 2/3	CAN/TIM1/ 8/15/CAN1	TIM2/3/4/8/ 17	LPTIM1/TI M1/8/CAN1	LPUART1/ SAI/TIM1	SAI/ OPAMP2	UART4/SAI /TIM2/15/ UCPD	EVENT
	PF0	-	-	-	-	I2C2_ SDA	SPI2_NSS/ I2S2_WS	TIM1_ CH3N	-	-	-	-	-	-	-	-	EVENT OUT
	PF1	-	-	1	-		SPI2_SCK/ I2S2_CK	1	-	-	-	-	1	1	-	-	EVENT OUT
too	PF2	-	-	-	-	I2C2_ SMBA	\ <u></u>	-	-	-	-	-	-	-	-	-	EVENT OUT
	PF9	-	-	1	TIM15_CH1	-	SPI2_SCK		-	-	-	-	II.	1	SAI_FS_B	-	EVENT OUT
	PF10	-	-		TIM15_CH2	·	SPI2_SCK		-	-	-	-	II.	1	SAI_D3	-	EVENT OUT
0		MCO	-	-	-	-			0	-	-	-	-	-	-	-	EVENT OUT

5 Ordering information

For a list of available options (memory, package, and so on) or for further information on any aspect of this device, contact the nearest ST sales office.

Table 12. Ordering information scheme Example: STM32 G 441 В 6 Х **Device family** STM32 = ARM-based 32-bit microcontroller **Product type** G = General-purpose **Sub-family** 441 = STM32G441xx Pin count K = 32 pinsC = 48/49 pinsR = 64 pinsV = 100 pinsCode size 6 = 32 Kbyte 8 = 64 Kbyte B = 128 Kbyte **Package** I = TFBGA T = LQFPU = UFQFPN Y = WLCSP Temperature range 6 = Industrial temperature range, - 40 to 85 °C (105 °C junction) 7 = Industrial temperature range, - 40 to 105 °C (125 °C junction) 3 = Industrial temperature range, - 40 to 125 °C (130 °C junction) **Options**



xxx = programmed parts
TR = tape and reel

6 Revision history

Table 13. Document revision history

Date	Revision	Changes
18-Dec-2017	0.1	Initial release.



ST RESTRICTED - SUBJECT TO NON-DISCLOSURE AGREEMENT - DO NOT COPY

STM32G441x6 STM32G441x8 STM32G441xB

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

