


STM32G473xB STM32G473xC STM32G473xE

Arm[®] Cortex[®]-M4 32b MCU+FPU, up to 512KB Flash, 150 MHz, 128KB SRAM, Analog rich with 16b ADC, Math Co-Pro

Datasheet - preliminary data

Features

- Core: Arm[®] 32-bit Cortex[®]-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator[™]) allowing 0-wait-state execution from Flash memory, frequency up to 150 MHz with188 DMIPS, MPU, DSP instructions
- Operating conditions:
 - VDD, VDDA voltage range:1.71 V to 3.6 V
- Mathematical Co-Processor
 - CORDIC for trigonometric functions acceleration
 - FMAC: Filter mathematical accelerator
- Memories
 - 512 Kbytes of Flash memory with ECC support, two banks read-while-write, proprietary code readout protection, 1 Kbyte OTP
 - 96 Kbytes of SRAM, with HW parity check implemented on the first 32 Kbytes
 - Routine booster: 32 Kbytes of SRAM on instruction and data bus, with HW parity check (CCM SRAM)
 - External memory interface for static memories FSMC supporting SRAM, PSRAM, NOR and NAND memories
 - Quad-SPI memory interface
- Reset and supply management
 - Power-on/Power-down reset (POR/PDR/BOR)
 - Programmable voltage detector (PVD)
 - Low-power modes: sleep, stop, standby and shutdown
 - V_{BAT} supply for RTC and backup registers
- Clock management
 - 4 to 48 MHz crystal oscillator
 - 32 kHz oscillator with calibration
 - Internal 16 MHz RC with PLL option (± 1%)
 - Internal 32 kHz RC oscillator (± 5%)



- Up to 107 fast I/Os
 - All mappable on external interrupt vectors
 - Several I/Os with 5 V tolerant capability
- Interconnect matrix
- 16-channel DMA controller
- 5 x 12-bit ADCs 0.20 μs (5MSPS), up to 42 channels. Resolution up to 16-bit with hardware oversampling, 0 to 3.6 V conversion range
- 7 x 12-bit DAC channels
 - 3 x buffered external channels 1MSPS
 - 4 x unbuffered internal channels 15 MSPS
- 7 x ultra-fast rail-to-rail analog comparators
- 6 x operational amplifiers that can be used in PGA mode, all terminals accessible
- 16 timers:
 - 2 x 32-bit timer and 2 x 16-bit timers with up to four IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
 - 3 x 16-bit 8-channel advanced motor control timers, with up to 8 x PWM channels, dead time generation and emergency stop
 - 1 x 16-bit timer with 2 x IC/OCs, one OCN/PWM, dead time generation and emergency stop

STM32G473xB STM32G473xC STM32G473xE

- 2 x 16-bit timers with IC/OC/OCN/PWM, dead time generation and emergency stop
- 2 x watchdog timers (independent, window)
- 1 x SysTick timer: 24-bit downcounter
- 2 x 16-bit basic timers
- 1 x low-power timer
- Calendar RTC with alarm, periodic wakeup from stop/standby
- · Communication interfaces
 - 3 x FDCAN controller supporting Flexible data rate
 - 4 x I²C Fast mode plus (1 Mbit/s) with 20 mA current sink, SMBus/PMBus, wakeup from stop
 - 5 x USART/UARTs (ISO 7816 interface, LIN, IrDA, modem control)
 - 1x LPUART
 - 4 x SPIs, 4 to 16 programmable bit frames, 2 x with multiplexed half duplex I²S interface
 - 1 x SAI (serial audio interface)
 - USB 2.0 full-speed interface with LPM and BCD support
 - IRTIM (Infrared interface)
 - USB Type-C™ /USB power delivery controller (UCPD)
- True random number generator (RNG)
- CRC calculation unit, 96-bit unique ID
- Development support: serial wire debug (SWD), JTAG, Embedded Trace Macrocell™

Table 1. Device summary

Reference	Part number
STM32G473xB	STM32G473CB, STM32G473MB, STM32G473RB, STM32G473VB, STM32G473QB
STM32G473xC	STM32G473CC, STM32G473MC, STM32G473RC, STM32G473VC, STM32G473QC
STM32G473xE	STM32G473CE, STM32G473ME, STM32G473RE, STM32G473VE, STM32G473QE



Contents

Intro	duction	2
Desc	ription	3
Func	tional overview	7
3.1	Arm® Cortex®-M4 core with FPU	7
3.2	Adaptive real-time memory accelerator (ART Accelerator™) 1	7
3.3	Memory protection unit	7
3.4	Embedded Flash memory	8
3.5	Embedded SRAM	
3.6	Multi-AHB bus matrix	20
3.7	Boot modes	
3.8	CORDIC co-processor (CORDIC)	21
3.9	Filter Mathematical ACcelerator(FMAC)	21
3.10		
3.11		
	3.11.1 Power supply schemes	
	3.11.2 Power supply supervisor	
	3.11.3 Voltage regulator	23
	3.11.4 Low-power modes	24
	3.11.5 Reset mode	24
	3.11.6 VBAT operation	25
3.12	Interconnect matrix	25
3.13	Clocks and startup	27
3.14	General-purpose inputs/outputs (GPIOs)	28
3.15	Direct memory access controller (DMA)	28
3.16	DMA request router (DMAMux)	29
3.17	Interrupts and events	29
	3.17.1 Nested vectored interrupt controller (NVIC)	29
	3.17.2 Extended interrupt/event controller (EXTI)	29
3.18	Analog-to-digital converter (ADC)	30
	3.18.1 Temperature sensor	30
	Tunc 3.1 3.2 3.3 3.4 3.5 3.6 3.7 3.8 3.9 3.10 3.11 3.12 3.13 3.14 3.15 3.16 3.17	3.2 Adaptive real-time memory accelerator (ART Accelerator™) 3.3 Memory protection unit 3.4 Embedded Flash memory 3.5 Embedded SRAM 3.6 Multi-AHB bus matrix 3.7 Boot modes 3.8 CORDIC co-processor (CORDIC) 3.9 Filter Mathematical ACcelerator(FMAC) 3.10 Cyclic redundancy check calculation unit (CRC) 3.11 Power supply management 3.11.1 Power supply schemes 3.11.2 Power supply supervisor 3.11.3 Voltage regulator 3.11.4 Low-power modes 3.11.5 Reset mode 3.11.6 VBAT operation 3.12 Interconnect matrix 3.13 Clocks and startup 3.14 General-purpose inputs/outputs (GPIOs) 3.15 Direct memory access controller (DMA) 3.16 DMA request router (DMAMux) 3.17 Interrupts and events 3.17.1 Nested vectored interrupt controller (NVIC) 3.17.2 Extended interrupt/event controller (EXTI) 3.18 Analog-to-digital converter (ADC)

STM32G473xB STM32G473xC STM32G473xE

	3.18.2	Internal voltage reference (VREFINT)	31
	3.18.3	VBAT battery voltage monitoring	31
	3.18.4	Operational amplifier internal output (OPAMPxINT):	31
3.19	Digital t	to analog converter (DAC)	. 31
3.20	Voltage	reference buffer (VREFBUF)	. 32
3.21	Compa	rators (COMP)	. 33
3.22	Operati	onal amplifier (OPAMP)	. 33
3.23	Randor	n number generator (RNG)	. 33
3.24	Timers	and watchdogs	. 33
	3.24.1	Advanced motor control timer (TIM1, TIM8, TIM20)	34
	3.24.2	General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM15, TIM16, TIM17)	35
	3.24.3	Basic timers (TIM6 and TIM7)	35
	3.24.4	Low-power timer (LPTIM1)	
	3.24.5	Independent watchdog (IWDG)	
	3.24.6	System window watchdog (WWDG)	
0.05	3.24.7	SysTick timer	
3.25		ne clock (RTC) and backup registers	
3.26		and backup registers (TAMP)	
3.27		d transmitter	
3.28		tegrated circuit interface (I ² C)	
3.29		al synchronous/asynchronous receiver transmitter (USART)	
3.30		wer universal asynchronous receiver transmitter (LPUART)	
3.31	Serial p	peripheral interface (SPI)	. 41
3.32		audio interfaces (SAI)	
3.33	Control	ler area network (FDCAN1, FDCAN2, FDCAN3)	. 43
3.34	Univers	sal serial bus (USB)	. 43
3.35	USB Ty	pe-C™ / USB Power Delivery controller (UCPD)	. 43
3.36	Clock re	ecovery system (CRS)	. 44
3.37	Flexible	e static memory controller (FSMC)	. 44
3.38	Quad S	SPI memory interface (QUADSPI)	. 45
3.39	Develo	pment support	. 45
	3.39.1	Serial wire JTAG debug port (SWJ-DP)	45
	3.39.2	Embedded Trace Macrocell™	46



4	Pino	uts and	pin description	47
	4.1	UFQFF	PN48 pinout description	47
	4.2	LQFP4	8 pinout description	48
	4.3	LQFP6	4 pinout description	49
	4.4	LQFP1	00 pinout description	50
	4.5	LQFP1	28 pinout description	51
	4.6	WLCSF	P81 pinout description	52
	4.7	TFBGA	100 pinout description	52
	4.8		A100 pinout description	
	4.9		inition	
	4.10		te functions	
5	Elect	rical ch	aracteristics	79
	5.1	Parame	eter conditions	79
		5.1.1	Minimum and maximum values	79
		5.1.2	Typical values	79
		5.1.3	Typical curves	79
		5.1.4	Loading capacitor	
		5.1.5	Pin input voltage	
		5.1.6	Power supply scheme	
		5.1.7	Current consumption measurement	81
	5.2	Absolu	te maximum ratings	81
	5.3	Operati	ing conditions	83
		5.3.1	General operating conditions	83
		5.3.2	Operating conditions at power-up / power-down	85
		5.3.3	Embedded reset and power control block characteristics	85
		5.3.4	Embedded voltage reference	87
		5.3.5	Supply current characteristics	88
		5.3.6	Wakeup time from low-power modes and voltage scaling transition times	115
		5.3.7	External clock source characteristics	116
		5.3.8	Internal clock source characteristics	121
		5.3.9	PLL characteristics	125
		5.3.10	Flash memory characteristics	125
		5.3.11	EMC characteristics	127
		5.3.12	Electrical sensitivity characteristics	128

STM32G473xB STM32G473xC STM32G473xE

		5.3.13	I/O current injection characteristics
		5.3.14	I/O port characteristics
		5.3.15	NRST pin characteristics
		5.3.16	Extended interrupt and event controller input (EXTI) characteristics 136
		5.3.17	Analog switches booster
		5.3.18	Analog-to-digital converter characteristics
		5.3.19	Digital-to-Analog converter characteristics
		5.3.20	Voltage reference buffer characteristics
		5.3.21	Comparator characteristics
		5.3.22	Operational amplifiers characteristics
		5.3.23	Temperature sensor characteristics
		5.3.24	V _{BAT} monitoring characteristics
		5.3.25	Timer characteristics
		5.3.26	Communication interfaces characteristics
		5.3.27	FSMC characteristics
		5.3.28	QUADSPI characteristics
		5.3.29	UCPD characteristics
6	Pack	rago info	ormation
O			
	6.1		P81 package information
	6.2		N48 package information
	6.3		8 package information
	6.4	LQFP6	4 package information
	6.5	TFBGA	100 package information
	6.6	UFBGA	x100 package information
	6.7	LQFP1	00 package information
	6.8		28 package information
	6.9	Therma	al characteristics
		6.9.1	Reference document
		6.9.2	Selecting the product temperature range
7	Orde	ering info	ormation
8	Revi	sion his	tory

List of tables

Table 1.	Device summary	2
Table 2.	STM32G473xx features and peripheral counts	
Table 3.	STM32G473xx peripherals interconnect matrix	
Table 4.	DMA implementation	
Table 5.	Temperature sensor calibration values	
Table 6.	Timer feature comparison	
Table 7.	I2C implementation	
Table 8.	USART/UART/LPUART features	
Table 9.	SAI implementation for the features implementation	
Table 10.	Legend/abbreviations used in the pinout table	
Table 11.	STM32G473xx pin definition	
Table 12.	Alternate function	72
Table 13.	Voltage characteristics	
Table 14.	Current characteristics	
Table 15.	Thermal characteristics	
Table 16.	General operating conditions	
Table 17.	Operating conditions at power-up / power-down	
Table 18.	Embedded reset and power control block characteristics.	
Table 19.	Embedded internal voltage reference	
Table 20.	Current consumption in Run and Low-power run modes, code with data	01
Table 20.	processing running from Flash in single Bank, ART enable (Cache ON Prefetch OFF	80
Table 21.	Current consumption in Run and Low-power run modes, code with data	00
Table 21.	processing running from Flash in dual bank, ART enable (Cache ON Prefetch OFF)	01
Table 22.	Current consumption in Run and Low-power run modes, code with data	
Table 22.	processing running from Flash in single bank, ART disable	03
Table 23.	Current consumption in Run and Low-power run modes,	90
Table 25.	code with data processing running from Flash in dual bank, ART disable	05
Table 24.	Current consumption in Run and Low-power run modes,	90
1 abic 24.	code with data processing running from SRAM1	07
Table 25.	Typical current consumption in Run and Low-power run modes, with different codes	91
Table 25.	running from Flash, ART enable (Cache ON Prefetch OFF)	00
Table 26.	Typical current consumption in Run and Low-power run modes,	99
Table 20.	with different codes running from Flash, ART disable	100
Table 27.	Typical current consumption in Run and Low-power run modes, with different codes	. 100
Table 21.		101
Table 28.	running from SRAM1	
	Current consumption in Sleep and Low-power mode Flash ON	
Table 29.	Current consumption in low-power sleep modes, Flash in power-down	
Table 30. Table 31.	· ·	
Table 31.	Current consumption in Stop 0 mode	
	Current consumption in Standby mode	
Table 33. Table 34.	Current consumption in Shutdown mode	
	Current consumption in VBAT mode	
Table 35.	Peripheral current consumption	
Table 36.	Low-power mode wakeup timings	
Table 37.	Regulator modes transition times	
Table 38.	Wakeup time using USART/LPUART	
Table 39.	High-speed external user clock characteristics.	
Table 40.	Low-speed external user clock characteristics	. 11/



ST RESTRICTED - SUBJECT TO NON-DISCLOSURE AGREEMENT - DO NOT COPY

List of tables

STM32G473xB STM32G473xC STM32G473xE

Table 41.	HSE oscillator characteristics	
Table 42.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	120
Table 43.	HSI16 oscillator characteristics	121
Table 44.	HSI48 oscillator characteristics	122
Table 45.	LSI oscillator characteristics	123
Table 46.	PLL characteristics	125
Table 47.	Flash memory characteristics	125
Table 48.	Flash memory endurance and data retention	126
Table 49.	EMS characteristics	127
Table 50.	EMI characteristics	128
Table 51.	ESD absolute maximum ratings	128
Table 52.	Electrical sensitivities	129
Table 53.	I/O current injection susceptibility	129
Table 54.	I/O static characteristics	130
Table 55.	Output voltage characteristics	132
Table 56.	I/O (except FT c) AC characteristics	133
Table 57.	I/O FT c AC characteristics	134
Table 58.	I/O FT_c AC characteristics	135
Table 59.	EXTI input characteristics	136
Table 60.	Analog switches booster characteristics	
Table 61.	ADC characteristics	
Table 62.	Maximum ADC RAIN	139
Table 63.	ADC accuracy - limited test conditions 1	
Table 64.	ADC accuracy - limited test conditions 2	
Table 65.	ADC accuracy - limited test conditions 3	
Table 66.	ADC accuracy - limited test conditions 4	
Table 67.	DAC 1MSPS characteristics	
Table 68.	DAC 1MSPS accuracy	153
Table 69.	DAC 15MSPS characteristics	
Table 70.	DAC 15MSPS accuracy	
Table 71.	VREFBUF characteristics	
Table 72.	COMP characteristics	159
Table 73.	OPAMP characteristics	
Table 74.	TS characteristics	164
Table 75.	V _{BAT} monitoring characteristics	164
Table 76.	V _{BAT} charging characteristics	
Table 77.	TIMx characteristics	165
Table 78.	IWDG min/max timeout period at 32 kHz (LSI)	166
Table 79.	WWDG min/max timeout value at 150 MHz (PCLK)	
Table 80.	I2C analog filter characteristics	167
Table 81.	SPI characteristics	167
Table 82.	SAI characteristics	171
Table 83.	USB electrical characteristics	172
Table 84.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings	175
Table 85.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read-NWAIT timings	
Table 86.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings	
Table 87.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write-NWAIT timings	
Table 88.	Asynchronous multiplexed PSRAM/NOR read timings	
Table 89.	Asynchronous multiplexed PSRAM/NOR read-NWAIT timings	
Table 90.	Asynchronous multiplexed PSRAM/NOR write timings	
Table 91.	Asynchronous multiplexed PSRAM/NOR write-NWAIT timings	
Table 92.	Synchronous multiplexed NOR/PSRAM read timings	

ST RESTRICTED - SUBJECT TO NON-DISCLOSURE AGREEMENT - DO NOT COPY

STM32G473xB STM32G473xC STM32G473xE

List of tables

Table 93.	Synchronous multiplexed PSRAM write timings	184
Table 94.	Synchronous non-multiplexed NOR/PSRAM read timings	185
Table 95.	Synchronous non-multiplexed PSRAM write timings	
Table 96.	Switching characteristics for NAND Flash read cycles	189
Table 97.	Switching characteristics for NAND Flash write cycles	189
Table 98.	Quad SPI characteristics in SDR mode	190
Table 99.	QUADSPI characteristics in DDR mode	190
Table 100.	UCPD characteristics	192
Table 101.	WLCSP - 81 balls, 4.02x4.27 mm, 0.4 mm pitch wafer level chip scale	
	mechanical data	194
Table 102.	WLCSP81 recommended PCB design rules	195
Table 103.	UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
	package mechanical data	196
Table 104.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package	
	mechanical data	198
Table 105.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat	
	package mechanical data	200
Table 106.	TFBGA - 100 - ball, 8X8 mm, 0.8 mm pitch fine pitch ball grid array	
	mechanical data	203
Table 107.	TFBGA 100 recommended PCB design rules (0.8 mm pitch BGA)	
Table 108.	UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball	
	grid array package mechanical data	204
Table 109.	UFBGA100 recommended PCB design rules (0.5 mm pitch BGA)	
Table 110.	LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package	
	mechanical data	206
Table 111.	LQFP128 - 128-pin, 14 x 14 mm low-profile quad flat package	
	mechanical data	208
Table 112.	Package thermal characteristics	
Table 113.	Ordering information	
Table 114.	Document revision history	



List of figures

Figure 1.	STM32G473xx block diagram	16
Figure 2.	Multi-AHB bus matrix	20
Figure 3.	Voltage reference buffer	32
Figure 4.	Infrared transmitter	38
Figure 5.	STM32G473xx UFQFPN48 pinout	47
Figure 6.	STM32G473xx LQFP48 pinout	
Figure 7.	STM32G473xx LQFP64 pinout	
Figure 8.	STM32G473xx LQFP100 pinout	
Figure 9.	STM32G473xx LQFP128 pinout	
Figure 10.	STM32G473xx WLCSP81 pinout	52
Figure 11.	STM32G473xx TFBGA100 pinout	
Figure 12.	STM32G473xx UFBGA100 pinout	53
Figure 13.	Pin loading conditions	
Figure 14.	Pin input voltage	
Figure 15.	Power supply scheme	80
Figure 16.	Current consumption measurement	
Figure 17.	VREFINT versus temperature TBD	88
Figure 18.	High-speed external clock source AC timing diagram	117
Figure 19.	Low-speed external clock source AC timing diagram	
Figure 20.	Typical application with an 8 MHz crystal	
Figure 21.	Typical application with a 32.768 kHz crystal	
Figure 21.	HSI16 frequency versus temperature	
Figure 23.	HSI48 frequency versus temperature	
-	I/O input characteristics	
Figure 24.	I/O AC characteristics definition ⁽¹⁾	125
Figure 25.	Recommended NRST pin protection	
Figure 26.	ADC accuracy characteristics	
Figure 27.		
Figure 28.	Typical connection diagram using the ADC	
Figure 29.	12-bit buffered / non-buffered DAC	
Figure 30.	SPI timing diagram - slave mode and CPHA = 0	
Figure 31.	SPI timing diagram - slave mode and CPHA = 1	
Figure 32.	SPI timing diagram - master mode	
Figure 33.	SAI master timing waveforms	
Figure 34.	SAI slave timing waveforms	
Figure 35.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms	
Figure 36.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms	
Figure 37.	Asynchronous multiplexed PSRAM/NOR read waveforms.	
Figure 38.	Asynchronous multiplexed PSRAM/NOR write waveforms	
Figure 39.	Synchronous multiplexed NOR/PSRAM read timings	
Figure 40.	Synchronous multiplexed PSRAM write timings	
Figure 41.	Synchronous non-multiplexed NOR/PSRAM read timings	
Figure 42.	Synchronous non-multiplexed PSRAM write timings	
Figure 43.	NAND controller waveforms for read access	
Figure 44.	NAND controller waveforms for write access	
Figure 45.	NAND controller waveforms for common memory read access	
Figure 46.	NAND controller waveforms for common memory write access	
Figure 47.	Quad SPI timing diagram - SDR mode	
Figure 48.	Quad SPI timing diagram - DDR mode	191



ST RESTRICTED - SUBJECT TO NON-DISCLOSURE AGREEMENT - DO NOT COPY

STM32G473xB STM32G473xC STM32G473xE

List of figures

Figure 49.	WLCSP - 81 balls, 4.02x4.27 mm, 0.4 mm pitch wafer level chip scale	102
Fig 50	package outline	193
Figure 50.	WLCSP - 81 balls, 4.02x4.27 mm, 0.4 mm pitch wafer level chip scale	404
Figure 54	recommended footprint	194
Figure 51.	UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	405
F: 50	package outline	195
Figure 52.	UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	400
E: 50	package recommended footprint	
Figure 53.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline	197
Figure 54.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package	400
	recommended footprint	
Figure 55.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline	200
Figure 56.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package	
	recommended footprint	201
Figure 57.	TFBGA - 100 - ball, 8X8 mm, 0.8 mm pitch fine pitch ball grid array	
	package outline	202
Figure 58.	TFBGA - 100 - ball, 8X8 mm, 0.8 mm pitch fine pitch ball grid array	
	recommended footprint	203
Figure 59.	UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball	
	grid array package outline	204
Figure 60.	UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball	
	grid array package recommended footprint	205
Figure 61.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline	206
Figure 62.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat	
	recommended footprint	207
Figure 63.	LQFP128 - 128-pin, 14 x 14 mm low-profile quad flat package outline	



DS12712 Rev 0.1

11/215

1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32G473xx microcontrollers.

This document should be read in conjunction with the STM32G4xx reference manual (RM0440). The reference manual is available from the STMicroelectronics website www.st.com.

For information on the Arm^{®(a)} Cortex[®]-M4 core, please refer to the Cortex[®]-M4 Technical Reference Manual, available from the www.arm.com website.



a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

2 Description

The STM32G473xx devices are based on the high-performance Arm[®] Cortex[®]-M4 32-bit RISC core. They operate at a frequency of up to 150 MHz.

The Cortex-M4 core features a single-precision floating-point unit (FPU), which supports all the Arm single-precision data-processing instructions and all the data types. It also implements a full set of DSP (digital signal processing) instructions and a memory protection unit (MPU) which enhances the application's security.

These devices embed high-speed memories (512 Kbytes of Flash memory, and 128 Kbytes of SRAM), a flexible external memory controller (FSMC) for static memories (for devices with packages of 100 pins and more), a Quad SPI Flash memory interface, and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses and a 32-bit multi-AHB bus matrix.

The devices also embed several protection mechanisms for embedded Flash memory and SRAM: readout protection, write protection, and proprietary code readout protection.

The devices embed peripherals allowing mathematical/arithmetic function acceleration (CORDIC co-processor for trigonometric functions and FMAC unit for Filter Functions).

They offer five fast 12-bit ADCs (5 Msps), seven comparators, six operational amplifiers, seven DAC channels (3 external and 4 internal), an internal voltage reference buffer, a low-power RTC, two general-purpose 32-bit timers, three 16-bit PWM timers dedicated to motor control, seven general-purpose 16-bit timers, and one 16-bit low-power timer.

They also feature standard and advanced communication interfaces such as:

- Four I2Cs
- Four SPIs multiplexed with two half duplex I2Ss
- Three USARTs, two UARTs and one low-power UART.
- Three FDCANs
- One SAI (Serial Audio Interfaces)
- USB device
- USB PD

The devices operate in the -40 to +85 $^{\circ}$ C (+105 $^{\circ}$ C junction), -40 to +105 $^{\circ}$ C (+125 $^{\circ}$ C junction) and -40 to +125 $^{\circ}$ C (+130 $^{\circ}$ C junction) temperature ranges from a 1.71 to 3.6 V power supply. A comprehensive set of power-saving modes allows the design of low-power applications.

Some independent power supplies are supported including an analog independent supply input for ADC, DAC, OPAMPs and comparators. A VBAT input allows backup of the RTC and the registers.

The STM32G473xx family offers 8 packages from 48-pin to 128-pin.



Table 2. STM32G473xx features and peripheral counts

Peripheral		STM32G473 Cx			STM32G473 Rx			STM32G473 Mx		STM32G473 Vx		STM32G473 Qx		473		
Flash memory		128 KB	256 KB	512 KB	128 KB	256 KB	512 KB	128 KB	256 KB	512 KB	128 KB	256 KB	512 KB	128 KB	256 KB	512 KB
SRAM							128	(80 +	16+	32) K	В					
	emory controller for ories (FSMC)			No)				Yes			Yes ⁽¹⁾)		Yes	
QUADSPI									1							
	Advanced motor control							3 (1	16-bit							
	General purpose								16-bit 32-bit							
	Basic						×	2 (1	16-bit)						
Timers	Low power							1 (1	16-bit)						
	SysTick timer					4			1							
	Watchdog timers (independent, window)						2									
	Total number of PWMs ⁽²⁾	тво			ТВО			TBD		TBD		TBD				
	SPI(I2S) ⁽³⁾	3 (2)			4						4 (2)					
	I ² C								4							
	USART								3							
	UART		0							2	2					
Comm. interfaces	LPUART	•							1							
	FDCANs								3							
	USB device							١	⁄es							
	UCPD							Yes								
	SAI			V				١	⁄es							
RTC								Yes								
Tamper pin	s	2									3					
Random nu	umber generator	Yes														
CORDIC		Yes														
FMAC								\	⁄es							
GPIOs		38 in LQFP48 52 42 in UFQFPN48			67			86				107				
Wakeup pii	ns		3			4			5			5			5	

Table 2. STM32G473xx features and peripheral counts (continued)

Peripheral	STM32G473 Cx	STM32G473 Rx	STM32G473 Mx	STM32G473 Vx	STM32G473 Qx				
12-bit ADCs	5								
Number of channels	20 in LQFP48 21 in UFQFPN48	26	42	42	42				
12-bit DAC Number of channels	4 7 (3 external + 4 internal)								
Internal voltage reference buffer	Yes								
Analog comparator			7						
Operational amplifiers			6						
Max. CPU frequency			150 MHz						
Operating voltage		X	1.71 V to 3.6 V						
Operating temperature	Ambient operating temperature: -40 to 85 °C / -40 to 105 °C / -40 to 125 °C								
Packages	LQFP48/ UFQFPN48	LQFP64	WLCSP81	LQFP100/ TFBGA100 UFBGA100	LQFP128				

For the LQFP100 package, only FMC bank1 and NAND bank are available. Bank1 can only support a multiplexed NOR/PSRAM memory using the NE1 chip select.



^{2.} This corresponds to the total number of TIM1/8/20/2/3/4/5/15/16/17 PWMs, that could be used in parallel. It includes the number of complementary PWMs.

^{3.} The SPI2/3 interfaces can work in an exclusive way in either the SPI mode or the I2S audio mode.




Figure 1. STM32G473xx block diagram

Note: AF: alternate function on I/O pins.



3 Functional overview

3.1 Arm[®] Cortex[®]-M4 core with FPU

The Arm[®] Cortex[®]-M4 with FPU processor is the latest generation of Arm processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of the MCU implementation, with a reduced pin count and with low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The Arm[®] Cortex[®]-M4 with FPU 32-bit RISC processor features an exceptional code-efficiency, delivering the expected high-performance from an Arm core in a memory size usually associated with 8-bit and 16-bit devices.

The processor supports a set of DSP instructions which allows an efficient signal processing and a complex algorithm execution. Its single precision FPU speeds up the software development by using metalanguage development tools to avoid saturation.

With its embedded Arm core, the STM32G473xx family is compatible with all Arm tools and software.

Figure 1 shows the general block diagram of the STM32G473xx devices.

3.2 Adaptive real-time memory accelerator (ART Accelerator™)

The ART Accelerator™ is a memory accelerator that is optimized for the STM32 industry-standard Arm® Cortex®-M4 processors. It balances the inherent performance advantage of the Arm® Cortex®-M4 over Flash memory technologies, which normally requires the processor to wait for the Flash memory at higher frequencies.

3.3 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to the memory and to prevent one task to accidentally corrupt the memory or the resources used by any other active task. This memory area is organized into up to 8 protected areas, which can be divided in up into 8 subareas each. The protection area sizes range between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.



3.4 Embedded Flash memory

The STM32G473xx devices feature 512 kbytes of embedded Flash memory which is available for storing programs and data.

The Flash interface features:

- Single or dual bank operating modes
- Read-while-write (RWW) in dual bank mode

This feature allows to perform a read operation from one bank while an erase or program operation is performed to the other bank. The dual bank boot is also supported.

Flexible protections can be configured thanks to the option bytes:

- Readout protection (RDP) to protect the whole memory. Three levels of protection are available:
 - Level 0: no readout protection
 - Level 1: memory readout protection; the Flash memory cannot be read from or written to if either the debug features are connected or the boot in RAM or bootloader are selected
 - Level 2: chip readout protection; the debug features (Cortex-M4 JTAG and serial wire), the boot in RAM and the bootloader selection are disabled (JTAG fuse). This selection is irreversible.
- Write protection (WRP): the protected area is protected against erasing and programming.
- Proprietary code readout protection (PCROP): a part of the Flash memory can be
 protected against read and write from third parties. The protected area is execute-only
 and it can only be reached by the STM32 CPU as an instruction code, while all other
 accesses (DMA, debug and CPU data read, write and erase) are strictly prohibited. An
 additional option bit (PCROP_RDP) allows to select if the PCROP area is erased or not
 when the RDP protection is changed from Level 1 to Level 0.

The Flash memory embeds the error correction code (ECC) feature supporting:

- Single error detection and correction
- Double error detection
- The address of the ECC fail can be read in the ECC register
- 1 Kbyte (128 double word) OTP (one-time programmable) bytes for user data. The
 OTP area is available in Bank 1 only. The OTP data cannot be erased and can be
 written only once.



3.5 Embedded SRAM

STM32G473xx devices feature 128 Kbyte of embedded SRAM. This SRAM is split into three blocks:

- 80 Kbyte mapped at address 0x2000 0000 (SRAM1). The CM4 can access the SRAM1 through the System Bus or through the I-Code/D-Code bus. The first 32 Kbyte of SRAM1 support hardware parity check.
- 16 Kbyte mapped at address 0x2001 4000 (SRAM2). The CM4 can access the SRAM2 through the System Bus or through the I-Code/D-Code bus. SRAM2 can be retained in standby modes.
- 32 Kbyte mapped at address 0x1000 0000 (CCM SRAM). It is accessed by the CPU through ICODE/DCODE bus for maximum performance.
 It is also aliased at 0x2001 8000 address to be accessed by all masters (CPU, DMA1, DMA2) through SBUS contiguously to SRAM1 and SRAM2. The CCM SRAM supports hardware parity check and can be write-protected with 1 Kbyte granularity.
- The memory can be accessed in read/write at max CPU clock speed with 0 wait states.





3.6 Multi-AHB bus matrix

The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs) and the slaves (Flash memory, RAM, FSMC, QUADSPI, AHB and APB peripherals). It also ensures a seamless and efficient operation even when several high-speed peripherals work simultaneously.




Figure 2. Multi-AHB bus matrix

3.7 Boot modes

At startup, a BOOT0 pin and an nBOOT1 option bit are used to select one of three boot options:

- · Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

The BOOT0 value may come from the PB8-BOOT0 pin or from an option bit depending on the value of a user option bit to free the GPIO pad if needed.

The boot loader is located in the system memory. It is used to reprogram the Flash memory by using USART, I2C, SPI, and USB through the DFU (device firmware upgrade).



3.8 CORDIC co-processor (CORDIC)

The CORDIC co-processor provides hardware acceleration of certain mathematical functions, notably trigonometric, commonly used in motor control, metering, signal processing and many other applications.

It speeds up the calculation of these functions compared to a software implementation, allowing a lower operating frequency, or freeing up processor cycles in order to perform other tasks.

Cordic features

- 24-bit CORDIC rotation engine
- Circular and Hyperbolic modes
- Rotation and Vectoring modes
- Functions: Sine, Cosine, Sinh, Cosh, Atan, Atan2, Atanh, Modulus, Square root, Natural logarithm
- Programmable precision up to 20-bit
- Fast convergence: 4 bits per clock cycle
- Supports 16-bit and 32-bit fixed point input and output formats
- Low latency AHB slave interface
- Results can be read as soon as ready without polling or interrupt
- DMA read and write channels

3.9 Filter Mathematical ACcelerator(FMAC)

The filter math accelerator unit performs arithmetic operations on vectors. It comprises a multiplier/accumulator (MAC) unit, together with address generation logic, which allows it to index vector elements held in local memory.

The unit includes support for circular buffers on input and output, which allows digital filters to be implemented. Both finite and infinite impulse response filters can be realized.

The unit allows frequent or lengthy filtering operations to be offloaded from the CPU, freeing up the processor for other tasks. In many cases it can accelerate such calculations compared to a software implementation, resulting in a speed-up of time critical tasks.



FMAC features

- 16 x 16-bit multiplier
- 24+2-bit accumulator with addition and subtraction
- 16-bit input and output data
- 256 x 16-bit local memory
- Up to three areas can be defined in memory for data buffers (two input, one output), defined by programmable base address pointers and associated size registers
- Input and output sample buffers can be circular
- Buffer "watermark" feature reduces overhead in interrupt mode
- Filter functions: FIR, IIR (direct form 1)
- AHB slave interface
- DMA read and write data channels

3.10 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator with polynomial value and size.

Among other applications, the CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a mean to verify the Flash memory integrity.

The CRC calculation unit helps to compute a signature of the software during runtime, which can be ulteriorly compared with a reference signature generated at link-time and which can be stored at a given memory location.

3.11 Power supply management

3.11.1 Power supply schemes

The STM32G473xx devices require a 1.71 V to 3.6 V V_{DD} operating voltage supply. Several independent supplies, can be provided for specific peripherals:

- V_{DD} = 1.71 V to 3.6 V
 - V_{DD} is the external power supply for the I/Os, the internal regulator and the system analog such as reset, power management and internal clocks. It is provided externally through the VDD pins.
- V_{DDA} = 1.62 V (ADC) / 1.8 V (DAC 1MSPS/OPAMP)/ TBD (DAC 15MSPS) / TBD (COMP) / 2.4 V (VREFBUF) to 3.6 V.
 - V_{DDA} is the external analog power supply for A/D converters, D/A converters, voltage reference buffer, operational amplifiers and comparators. The V_{DDA} voltage level is



independent from the V_{DD} voltage and should preferably be connected to V_{DD} when these peripherals are not used.

V_{BAT} = 1.55 V to 3.6 V

 V_{BAT} is the power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

VREF-, VREF+

V_{REF+} is the input reference voltage for ADCs and DACs. It is also the output of the internal voltage reference buffer when enabled.

When V_{DDA} < 2 V V_{REF+} must be equal to V_{DDA} .

When $V_{DDA} \ge 2 \text{ V } V_{REF+}$ must be between 2 V and V_{DDA} .

The internal voltage reference buffer supports three output voltages, which are configured with VRS bit in the VREFBUF CSR register:

- $V_{RFF+} = 2.048 V$
- V_{REF+} = 2.5 V
- V_{REF+} = 2.95 V

V_{REF}- is double bonded with V_{SSA}.

3.11.2 Power supply supervisor

The device has an integrated ultra-low-power brown-out reset (BOR) active in all modes (except for Shutdown mode). The BOR ensures proper operation of the devices after power-on and during power down. The devices remain in reset mode when the monitored supply voltage V_{DD} is below a specified threshold, without the need for an external reset circuit.

The lowest BOR level is 1.71 V at power on, and other higher thresholds can be selected through option bytes. The devices feature an embedded programmable voltage detector (PVD) that monitors the V_{DD} power supply and compares it to the VPVD threshold. An interrupt can be generated when V_{DD} drops below the VPVD threshold and/or when V_{DD} is higher than the VPVD threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

In addition, the devices embed a peripheral voltage monitor which compares the independent supply voltages V_{DDA} , with a fixed threshold in order to ensure that the peripheral is in its functional supply range.

3.11.3 Voltage regulator

Two embedded linear voltage regulators, main regulator (MR) and low-power regulator (LPR), supply most of digital circuitry in the device. The MR is used in Run and Sleep modes. The LPR is used in Low-power run, Low-power sleep and Stop modes. In Standby and Shutdown modes, both regulators are powered down and their outputs set in high-impedance state, such as to bring their current consumption close to zero.



3.11.4 Low-power modes

By default, the microcontroller is in Run mode after system or power Reset. It is up to the user to select one of the low-power modes described below:

- **Sleep mode**: In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.
- Low-power run mode: This mode is achieved with VCORE supplied by the low-power regulator to minimize the regulator's operating current. The code can be executed from SRAM or from Flash, and the CPU frequency is limited to 2 MHz. The peripherals with independent clock can be clocked by HSI16.
- **Low-power sleep mode:** This mode is entered from the low-power run mode. Only the CPU clock is stopped. When wakeup is triggered by an event or an interrupt, the system reverts to the Low power run mode.
- Stop mode: In Stop mode, the device achieves the lowest power consumption while retaining the SRAM and register contents. All clocks in the VCORE domain are stopped. The PLL, as well as the HSI16 RC oscillator and the HSE crystal oscillator are disabled. The LSE or LSI keep running. The RTC can remain active (Stop mode with RTC, Stop mode without RTC). Some peripherals with wakeup capability can enable the HSI16 RC during Stop mode, so as to get clock for processing the wakeup event.
- Standby mode: The Standby mode is used to achieve the lowest power consumption with brown-out reset, BOR. The internal regulator is switched off to power down the VCORE domain. The PLL, as well as the HSI16 RC oscillator and the HSE crystal oscillator are also powered down. The RTC can remain active (Standby mode with RTC, Standby mode without RTC). The BOR always remains active in Standby mode. For each I/O, the software can determine whether a pull-up, a pull-down or no resistor shall be applied to that I/O during Standby mode. Upon entering Standby mode, SRAM and register contents are lost except for registers in the RTC domain and standby circuitry. The device exits Standby mode upon external reset event (NRST pin), IWDG reset event, wakeup event (WKUP pin, configurable rising or falling edge) or RTC event (alarm, periodic wakeup, timestamp, tamper), or when a failure is detected on LSE (CSS on LSE).
- Shutdown mode: The Shutdown mode allows to achieve the lowest power consumption. The internal regulator is switched off to power down the VCORE domain. The PLL, as well as the HSI16 and LSI RC-oscillators and HSE crystal oscillator are also powered down. The RTC can remain active (Shutdown mode with RTC, Shutdown mode without RTC). The BOR is not available in Shutdown mode. No power voltage monitoring is possible in this mode. Therefore, switching to RTC domain is not supported. SRAM and register contents are lost except for registers in the RTC domain. The device exits Shutdown mode upon external reset event (NRST pin), IWDG reset event, wakeup event (WKUP pin, configurable rising or falling edge) or RTC event (alarm, periodic wakeup, timestamp, tamper).

3.11.5 Reset mode

In order to improve the consumption under reset, the I/Os state under and after reset is "analog state" (the I/O schmitt trigger is disabled). In addition, the internal reset pull-up is deactivated when the reset source is internal.



3.11.6 VBAT operation

The VBAT pin allows to power the device VBAT domain from an external battery, an external supercapacitor, or from V_{DD} when there is no external battery and when an external supercapacitor is present. The VBAT pin supplies the RTC with LSE and the backup registers. Three anti-tamper detection pins are available in VBAT mode.

The VBAT operation is automatically activated when V_{DD} is not present. An internal VBAT battery charging circuit is embedded and can be activated when V_{DD} is present.

Note:

When the microcontroller is supplied from VBAT, neither external interrupts nor RTC alarm/events exit the microcontroller from the VBAT operation.

3.12 Interconnect matrix

Several peripherals have direct connections between them. This allows autonomous communication between peripherals, saving CPU resources thus power supply consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep and Stop modes.

Low-power sleep Low-power run Sleep Interconnect Interconnect source Interconnect action destination Υ Υ TIMx Υ Υ Timers synchronization or chaining **ADCx** Υ Υ Conversion triggers DACx TIMx DMA Υ Memory to memory transfer trigger Υ Υ Υ COMPx Υ Υ Υ Υ Comparator output blanking TIM16/TIM17 **IRTIM** Infrared interface output generation Υ Υ Υ Υ TIM1, 8, 20 Timer input channel, trigger, break from Υ Υ Υ Υ analog signals comparison TIM2, 3, 4, 5 **COMPx** Low-power timer triggered by analog Υ LPTIMER1 Υ Υ signals comparison **ADCx** TIM1, 8, 20 Timer triggered by analog watchdog Υ Υ Υ Υ TIM16 Timer input channel from RTC events Υ Υ Υ Υ RTC Low-power timer triggered by RTC LPTIMER1 Υ Υ Υ Υ Υ alarms or tampers All clocks sources (internal and TIM5, Clock source used as input channel for Υ external) TIM15, 16, 17 RC measurement and trimming

Table 3. STM32G473xx peripherals interconnect matrix

Table 3. STM32G473xx peripherals interconnect matrix (continued)

Interconnect source	Interconnect destination	t Interconnect action		Sleep	Low-power run	Low-power sleep	Stop
USB	TIM2	Timer triggered by USB SOF	Υ	Υ	-	-	-
CSS RAM (parity error) Flash memory (ECC error) COMPx PVD	TIM1,8, 20 TIM15,16,17	Timer break	Y	Y	Y	Υ	-
CPU (hard fault)	TIM1,8,20 TIM15/16/17	Timer break	Υ	Υ	Υ	Υ	-
	TIMx	External trigger	Υ	Υ	Υ	Υ	-
GPIO	LPTIMER1	External trigger	Υ	Υ	Υ	Υ	Υ
	ADCx DACx	Conversion external trigger	Υ	Υ	Υ	Y	-

3.13 Clocks and startup

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

- Clock prescaler: to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler
- **Safe clock switching:** clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management:** to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- System clock source: three different sources can deliver SYSCLK system clock:
 - 4 48 MHz high-speed oscillator with external crystal or ceramic resonator (HSE).
 It can supply clock to system PLL. The HSE can also be configured in bypass mode for an external clock.
 - 16 MHz high-speed internal RC oscillator (HSI16), trimmable by software. It can supply clock to system PLL.
 - System PLL with maximum output frequency of 150 MHz. It can be fed with HSE or HSI16 clocks.
- Auxiliary clock source: two ultra-low-power clock sources for the real-time clock (RTC):
 - 32.768 kHz low-speed oscillator with external crystal (LSE), supporting four drive capability modes. The LSE can also be configured in bypass mode for using an external clock.
 - 32 kHz low-speed internal RC oscillator (LSI) with ±5% accuracy, also used to clock an independent watchdog.
- **Peripheral clock sources:** several peripherals (I2S, USART, I2C, LPTimer, ADC, SAI, RNG) have their own clock independent of the system clock.
- Clock security system (CSS): in the event of HSE clock failure, the system clock is automatically switched to HSI16 and, if enabled, a software interrupt is generated. LSE clock failure can also be detected and generate an interrupt.
- Clock-out capability:
 - MCO: microcontroller clock output: it outputs one of the internal clocks for external use by the application
 - LSCO: low speed clock output: it outputs LSI or LSE in all low-power modes.

Several prescalers allow to configure the AHB frequency, the High-speed APB (APB2) and the low speed APB (APB1) domains. The maximum frequency of the AHB and the APB domains is 150 MHz.



3.14 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. Fast I/O toggling can be achieved thanks to their mapping on the AHB2 bus.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

3.15 Direct memory access controller (DMA)

The device embeds 2 DMAs. Refer to *Table 4: DMA implementation* for the features implementation.

Direct memory access (DMA) is used in order to provide a high-speed data transfer between peripherals and memory as well as from memory to memory. Data can be quickly moved by DMA without any CPU actions. This keeps the CPU resources free for other operations.

The two DMA controllers have 16 channels in total, each one dedicated to manage memory access requests from one or more peripherals. Each controller has an arbiter for handling the priority between DMA requests.

The DMA supports:

- 16 independently configurable channels (requests)
 - Each channel is connected to a dedicated hardware DMA request, a software trigger is also supported on each channel. This configuration is done by software.
- Priorities between requests from channels of one DMA are both software programmable (4 levels: very high, high, medium, low) or hardware programmable in case of equality (request 1 has priority over request 2, etc.)
- Independent source and destination transfer size (byte, half word, word), emulating packing and unpacking. Source/destination addresses must be aligned on the data size.
- Support for circular buffer management
- 3 event flags (DMA half transfer, DMA transfer complete and DMA transfer error)
 logically ORed together in a single interrupt request for each channel
- Memory-to-memory transfer
- Peripheral-to-memory, memory-to-peripheral, and peripheral-to-peripheral transfers
- Access to Flash, SRAM, APB and AHB peripherals as source and destination
- Programmable number of data to be transferred: up to 65536.

Table 4. DMA implementation

DMA features	DMA1	DMA2
Number of regular channels	8	8

28/215 DS12712 Rev 0.1

3.16 DMA request router (DMAMux)

When a peripheral indicates a request for DMA transfer by setting its DMA request line, the DMA request is pending until it is served and the corresponding DMA request line is reset. The DMA request router allows to route the DMA control lines between the peripherals and the DMA controllers of the product.

An embedded multi-channel DMA request generator can be considered as one of such peripherals. The routing function is ensured by a multi-channel DMA request line multiplexer. Each channel selects a unique set of DMA control lines, unconditionally or synchronously with events on synchronization inputs.

For simplicity, the functional description is limited to DMA request lines. The other DMA control lines are not shown in figures or described in the text. The DMA request generator produces DMA requests following events on DMA request trigger inputs.

3.17 Interrupts and events

3.17.1 Nested vectored interrupt controller (NVIC)

The STM32G473xx devices embed a nested vectored interrupt controller which is able to manage 16 priority levels, and to handle up to 102 maskable interrupt channels plus the 16 interrupt lines of the Cortex[®]-M4.

The NVIC benefits are the following:

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

The NVIC hardware block provides flexible interrupt management features with minimal interrupt latency.

3.17.2 Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 44 edge detector lines used to generate interrupt/event requests and to wake-up the system from the Stop mode. Each external line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently.

A pending register maintains the status of the interrupt requests. The internal lines are connected to peripherals with wakeup from Stop mode capability. The EXTI can detect an external line with a pulse width shorter than the internal clock period. Up to 107 GPIOs can be connected to the 16 external interrupt lines.



3.18 Analog-to-digital converter (ADC)

The device embeds a successive approximation analog-to-digital converters with the following features:

- 12-bit native resolution, with built-in calibration
- 5 Msps maximum conversion rate with full resolution
 - Down to 18.75 ns sampling time
 - Increased conversion rate for lower resolution (up to 8.88 Msps for 6-bit resolution)
- One external reference pin is available on all packages, allowing the input voltage range to be independent from the power supply
- Single-ended and differential mode inputs
- Low-power design
 - Capable of low-current operation at low conversion rate (consumption decreases linearly with speed)
 - Dual clock domain architecture: ADC speed independent from CPU frequency
- Highly versatile digital interface
 - Single-shot or continuous/discontinuous sequencer-based scan mode: 2 groups of analog signals conversions can be programmed to differentiate background and high-priority real-time conversions
 - Each ADC support multiple trigger inputs for synchronization with on-chip timers and external signals
 - Results stored into a data register or in RAM with DMA controller support
 - Data pre-processing: left/right alignment and per channel offset compensation.
 - Built-in oversampling unit for enhanced SNR
 - Channel-wise programmable sampling time
 - Analog watchdog for automatic voltage monitoring, generating interrupts and trigger for selected timers
 - Hardware assistant to prepare the context of the injected channels to allow fast context switching
 - Flexible sample time control
 - Hardware gain and offset compensation

3.18.1 Temperature sensor

The temperature sensor (TS) generates a voltage V_{TS} that varies linearly with temperature. The temperature sensor is internally connected to the ADCs input channels which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

30/215 DS12712 Rev 0.1

Calibration value name	Description	Memory address						
TS_CAL1	TS ADC raw data acquired at a temperature of 30 °C (± 5 °C), V _{DDA} = V _{REF+} = 3.0 V (± 10 mV)	TBD						
TS_CAL2	TS ADC raw data acquired at a temperature of 110 °C (± 5 °C), V _{DDA} = V _{REF+} = 3.0 V (± 10 mV)	TBD						

Table 5. Temperature sensor calibration values

3.18.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (VREFINT) provides a stable (bandgap) voltage output for the ADC and the comparators. The VREFINT is internally connected to the ADCx_IN18, x = 1,3,4,5 input channel. The precise voltage of VREFINT is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

3.18.3 V_{BAT} battery voltage monitoring

This embedded hardware enables the application to measure the V_{BAT} battery voltage using the internal ADC channel. As the V_{BAT} voltage may be higher than the VDDA, and thus outside the ADC input range, the VBAT pin is internally connected to a bridge divider by 3. As a consequence, the converted digital value is one third of the V_{BAT} voltage.

3.18.4 Operational amplifier internal output (OPAMPxINT):

The OPAMPx (x = 1...6) output OPAMPxINT can be sampled using an ADCx (x = 1...5) internal input channel. In this case, the I/O on which the OPAMPx output is mapped can be used as GPIO.

3.19 Digital to analog converter (DAC)

Seven 12 bit DAC channels (3 external buffered and 4 internal unbuffered) can be used to convert digital signals into analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This digital interface supports the following features:

- Up to two DAC output channels
- 8-bit or 12-bit output mode
- Buffer offset calibration (factory and user trimming)
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Saw tooth wave generation
- Dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- External triggers for conversion
- Sample and hold low-power mode, with internal or external capacitor
- Up to 1 Msps for external output and 15 Msps for internal output

The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

3.20 Voltage reference buffer (V_{REFBUF})


The STM32G473xx devices embed a voltage reference buffer which can be used as voltage reference for ADC, DACs and also as voltage reference for external components through the VREF+ pin.

The internal voltage reference buffer supports three voltages:

- 2.048 V
- 2.5 V
- 2.9 V

An external voltage reference can be provided through the VREF+ pin when the internal voltage reference buffer is off.

Figure 3. Voltage reference buffer





3.21 Comparators (COMP)

The STM32G473xx devices embed seven rail-to-rail comparators with programmable reference voltage (internal or external), hysteresis.

The reference voltage can be one of the following:

- External I/O
- DAC output channels
- Internal reference voltage or submultiple (1/4, 1/2, 3/4).

All comparators can wake up from Stop mode, generate interrupts and breaks for the timers.

3.22 Operational amplifier (OPAMP)

The STM32G473xx devices embed six operational amplifiers with external or internal follower routing and PGA capability.

The operational amplifier features:

- 15 MHz bandwidth
- Rail-to-rail input/output
- PGA with a non-inverting gain ranging of 2, 4, 8, 16, 32 or 64 or inverting gain ranging of -1, -3, -7, -15, -31 or -63

3.23 Random number generator (RNG)

All devices embed an RNG that delivers 32-bit random numbers generated by an integrated analog circuit.

3.24 Timers and watchdogs

The STM32G473xx devices include two advanced motor control timers, up to nine general-purpose timers, two basic timers, one low-power timer, two watchdog timers and a SysTick timer. The table below compares the features of the advanced motor control, general purpose and basic timers.

Table 6. Timer feature comparison

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	Complementary outputs
Advanced motor control	TIM1, TIM8, TIM20	16-bit	Up, down, Up/down	Any integer between 1 and 65536	Yes	4	4
General- purpose	TIM2, TIM5	32-bit	Up, down, Up/down	Any integer between 1 and 65536	Yes	4	No
General- purpose	TIM3, TIM4	16-bit	Up, down, Up/down	Any integer between 1 and 65536	Yes	4	No



Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	Complementary outputs
General- purpose	TIM15	16-bit	Up	Any integer between 1 and 65536	Yes	2	1
General- purpose	TIM16, TIM17	16-bit	Up	Any integer between 1 and 65536	Yes	1	1
Basic	TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No

Table 6. Timer feature comparison (continued)

3.24.1 Advanced motor control timer (TIM1, TIM8, TIM20)

The advanced motor control timers can each be seen as a four-phase PWM multiplexed on 8 channels. They have complementary PWM outputs with programmable inserted dead-times. They can also be seen as complete general-purpose timers.

The 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes) with full modulation capability (0-100%)
- One-pulse mode output

In debug mode, the advanced motor control timer counter can be frozen and the PWM outputs disabled in order to turn off any power switches driven by these outputs.

Many features are shared with the general-purpose TIMx timers (described in Section 3.24.2) using the same architecture, so the advanced motor control timers can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.



3.24.2 General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM15, TIM16, TIM17)

There are up to seven synchronizable general-purpose timers embedded in the STM32G473xx devices (see *Table 6* for differences). Each general-purpose timer can be used to generate PWM outputs, or act as a simple time base.

• TIM2, TIM3, TIM4 and TIM5

They are full-featured general-purpose timers:

- TIM2 and TIM5 have a 32-bit auto-reload up/downcounter and 32-bit prescaler
- TIM3 and TIM4 have 16-bit auto-reload up/downcounter and 16-bit prescaler.

These timers feature 4 independent channels for input capture/output compare, PWM or one-pulse mode output. They can work together, or with the other general-purpose timers via the Timer Link feature for synchronization or event chaining.

The counters can be frozen in debug mode.

All have independent DMA request generation and support quadrature encoders.

TIM15, 16 and 17

They are general-purpose timers with mid-range features:

They have 16-bit auto-reload upcounters and 16-bit prescalers.

- TIM15 has 2 channels and 1 complementary channel
- TIM16 and TIM17 have 1 channel and 1 complementary channel

All channels can be used for input capture/output compare, PWM or one-pulse mode output.

The timers can work together via the Timer Link feature for synchronization or event chaining. The timers have independent DMA request generation.

The counters can be frozen in debug mode.

3.24.3 Basic timers (TIM6 and TIM7)

The basic timers are mainly used for DAC trigger generation. They can also be used as generic 16-bit timebases.



3.24.4 Low-power timer (LPTIM1)

The devices embed a low-power timer. This timer has an independent clock and are running in Stop mode if it is clocked by LSE, LSI or an external clock. It is able to wakeup the system from Stop mode.

LPTIM1 is active in Stop mode.

This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- Continuous/ one shot mode
- Selectable software/hardware input trigger
- Selectable clock source
 - Internal clock sources: LSE, LSI, HSI16 or APB clock
 - External clock source over LPTIM input (working even with no internal clock source running, used by pulse counter application).
- Programmable digital glitch filter
- Encoder mode

3.24.5 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and an 8-bit prescaler. It is clocked from an independent 32 kHz internal RC (LSI) and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

3.24.6 System window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.24.7 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source



3.25 Real-time clock (RTC) and backup registers

The RTC supports the following features:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month.
- Two programmable alarms.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 0.95 ppm resolution, to compensate for quartz crystal inaccuracy.
- Timestamp feature which can be used to save the calendar content. This function can
 be triggered by an event on the timestamp pin, or by a tamper event, or by a switch to
 VBAT mode.
- 17-bit auto-reload wakeup timer (WUT) for periodic events with programmable resolution and period.

The RTC is supplied through a switch that takes power either from the V_{DD} supply when present or from the VBAT pin.

The RTC clock sources can be:

- A 32.768 kHz external crystal (LSE)
- An external resonator or oscillator (LSE)
- The internal low power RC oscillator (LSI, with typical frequency of 32 kHz)
- The high-speed external clock (HSE) divided by 32.

The RTC is functional in VBAT mode and in all low-power modes when it is clocked by the LSI, the RTC is not functional in VBAT mode, but is functional in all low-power modes except Shutdown mode.

All RTC events (Alarm, WakeUp Timer, Timestamp) can generate an interrupt and wakeup the device from the low-power modes.

3.26 Tamper and backup registers (TAMP)

- 32 32-bit backup registers, retained in all low-power modes and also in VBAT mode.
 They can be used to store sensitive data as their content is protected by an tamper
 detection circuit. They are not reset by a system or power reset, or when the device
 wakes up from Standby or Shutdown mode.
- Up to three tamper pins for external tamper detection events. The external tamper pins can be configured for edge detection, edge and level, level detection with filtering.
- Five internal tampers events.
- Any tamper detection can generate a RTC timestamp event.
- Any tamper detection erases the backup registers.
- Any tamper detection can generate an interrupt and wake-up the device from all lowpower modes.



3.27 Infrared transmitter

The STM32G473xx devices provide an infrared transmitter solution. The solution is based on internal connections between TIM16 and TIM17 as shown in the figure below.

TIM17 is used to provide the carrier frequency and TIM16 provides the main signal to be sent. The infrared output signal is available on PB9 or PA13.

To generate the infrared remote control signals, TIM16 channel 1 and TIM17 channel 1 must be properly configured to generate correct waveforms. All standard IR pulse modulation modes can be obtained by programming the two timers output compare channels.




Figure 4. Infrared transmitter

3.28 Inter-integrated circuit interface (I²C)

The device embeds four I2Cs. Refer to *Table 7: I2C implementation* for the features implementation.

The I²C bus interface handles communications between the microcontroller and the serial I²C bus. It controls all I²C bus-specific sequencing, protocol, arbitration and timing.

The I2C peripheral supports:

- I²C-bus specification and user manual rev. 5 compatibility:
 - Slave and master modes, multimaster capability
 - Standard-mode (Sm), with a bitrate up to 100 kbit/s
 - Fast-mode (Fm), with a bitrate up to 400 kbit/s
 - Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and 20 mA output drive I/Os
 - 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
 - Programmable setup and hold times
 - Optional clock stretching
- System management bus (SMBus) specification rev 2.0 compatibility:
 - Hardware PEC (packet error checking) generation and verification with ACK control
 - Address resolution protocol (ARP) support
 - SMBus alert
- Power system management protocol (PMBusTM) specification rev 1.1 compatibility
- Independent clock: a choice of independent clock sources allowing the I2C communication speed to be independent from the PCLK reprogramming.
- Wakeup from Stop mode on address match
- Programmable analog and digital noise filters
- 1-byte buffer with DMA capability

Table 7. I2C implementation

I2C features ⁽¹⁾	I2C1	I2C2	I2C3	I2C4
Standard-mode (up to 100 kbit/s)	Χ	X	X	Х
Fast-mode (up to 400 kbit/s)	Х	Х	Х	Х
Fast-mode Plus with 20mA output drive I/Os (up to 1 Mbit/s)	Х	Х	Х	Х
Programmable analog and digital noise filters	Х	Х	Х	Х
SMBus/PMBus hardware support	Х	Х	Х	Х
Independent clock	Х	Х	Х	Х
Wakeup from Stop mode on address match	Х	Х	Х	Х

1. X: supported



3.29 Universal synchronous/asynchronous receiver transmitter (USART)

The STM32G473xx devices have three embedded universal synchronous receiver transmitters (USART1, USART2 and USART3) and two universal asynchronous receiver transmitters (UART4, USART5).

These interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode and have LIN master/slave capability. They provide hardware management of the CTS and RTS signals, and RS485 driver enable.

The USART1, USART2 and USART3 also provide a Smartcard mode (ISO 7816 compliant) and an SPI-like communication capability.

The USART comes with a Transmit FIFO (TXFIFO) and a Receive FIFO (RXFIFO). FIFO mode is enabled by software and is disabled by default.

All USART have a clock domain independent from the CPU clock, allowing the U(S)ARTx (x=1,2,3,4,5) to wake up the MCU from Stop mode. The wakeup from Stop mode can be done on:

- Start bit detection
- Any received data frame
- A specific programmed data frame
- Some specific TXFIFO/RXFIFO status interrupts when FIFO mode is enabled

All USART interfaces can be served by the DMA controller.

Table 8. USART/UART/LPUART features

USART modes/features ⁽¹⁾	USART1	USART2	USART3	UART4	UART5	LPUART1
Hardware flow control for modem	Х	Х	Х	Х	Х	Х
Continuous communication using DMA	X	X	Х	Х	Х	Х
Multiprocessor communication	Х	Х	Х	Х	Х	Х
Synchronous mode	Х	Х	Х	-	-	-
Smartcard mode	Х	Х	Х	-	-	-
Single-wire half-duplex communication	Х	Х	Х	Х	Х	Х
IrDA SIR ENDEC block	Х	Х	Х	Х	Х	-
LIN mode	Х	Х	Х	Х	Х	-
Dual clock domain	Х	Х	Х	Х	Х	Х
Wakeup from Stop mode	Х	Х	Х	Х	Х	Х
Receiver timeout interrupt	Х	Х	Х	Х	Х	-
Modbus communication	Х	Х	Х	Х	Х	-
Auto baud rate detection)	K (4 modes)		-
Driver Enable	Х	Х	Х	Х	Х	Х
LPUART/USART data length		•	7, 8 ar	nd 9 bits		•

40/215 DS12712 Rev 0.1

Table 8. USART/UART/LPUART features (continued)

USART modes/features ⁽¹⁾	USART1	USART2	USART3	UART4	UART5	LPUART1				
Tx/Rx FIFO	X									
Tx/Rx FIFO size				8						

^{1.} X = supported.

3.30 Low-power universal asynchronous receiver transmitter (LPUART)

The STM32G473xx devices embed one Low-Power UART. The LPUART supports asynchronous serial communication with minimum power consumption. It supports half-duplex single-wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUART comes with a Transmit FIFO (TXFIFO) and a Receive FIFO (RXFIFO). FIFO mode is enabled by software and is disabled by default. It has a clock domain independent from the CPU clock, and can wakeup the system from Stop mode. The wake up from Stop mode can be done on:

- Start bit detection
- Any received data frame
- A specific programmed data frame
- Some specific TXFIFO/RXFIFO status interrupts when FIFO mode is enabled

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption. Higher speed clock can be used to reach higher baudrates.

The LPUART interface can be served by the DMA controller.

3.31 Serial peripheral interface (SPI)

Three SPI interfaces allow communication up to TBD Mbits/s in master and up to TBD Mbits/s in slave, half-duplex, full-duplex and simplex modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits. The SPI interfaces support NSS pulse mode. TI mode and hardware CRC calculation.

Two standard I²S interfaces (multiplexed with SPI2 and SPI3) supporting four different audio standards can operate as master or slave at half-duplex communication modes. They can be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and synchronized by a specific signal. Audio sampling frequency from 8 kHz up to 192 kHz can be set by 8-bit programmable linear prescaler. When operating in master mode it can output a clock for an external audio component at 256 times the sampling frequency.

All SPI interfaces can be served by the DMA controller.



3.32 Serial audio interfaces (SAI)

The device embeds 1 SAI. The SAI bus interface handles communications between the microcontroller and the serial audio protocol.

SAI peripheral supports:

- Two independent audio sub-blocks which can be transmitters or receivers with their respective FIFO.
- 8-word integrated FIFOs for each audio sub-block.
- Synchronous or asynchronous mode between the audio sub-blocks.
- Master or slave configuration independent for both audio sub-blocks.
- Clock generator for each audio block to target independent audio frequency sampling when both audio sub-blocks are configured in master mode.
- Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit.
- Peripheral with large configurability and flexibility allowing to target as example the following audio protocol: I2S, LSB or MSB-justified, PCM/DSP, TDM, AC'97 and SPDIF out
- Up to 16 slots available with configurable size and with the possibility to select which
 ones are active in the audio frame.
- Number of bits by frame may be configurable.
- Frame synchronization active level configurable (offset, bit length, level).
- First active bit position in the slot is configurable.
- LSB first or MSB first for data transfer.
- Mute mode.
- Stereo/Mono audio frame capability.
- Communication clock strobing edge configurable (SCK).
- Error flags with associated interrupts if enabled respectively. Overrun and underrun detection. – Anticipated frame synchronization signal detection in slave mode. – Late frame synchronization signal detection in slave mode. – Codec not ready for the AC'97 mode in reception.
- Interruption sources when enabled: Errors. FIFO requests.
- DMA interface with 2 dedicated channels to handle access to the dedicated integrated FIFO of each SAI audio sub-block.

Table 9. SAI implementation for the features implementation

SAI features	Support ⁽¹⁾
I2S, LSB or MSB-justified, PCM/DSP, TDM, AC'97	Х
Mute mode	Х
Stereo/Mono audio frame capability	Х
16 slots	Х
Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit	Х
FIFO size	X (8 word)
SPDIF	Х

1. X: supported.



3.33 Controller area network (FDCAN1, FDCAN2, FDCAN3)

The controller area network (CAN) subsystem consists of three CAN modules and a shared message RAM memory.

The three CAN modules (FDCAN1, FDCAN2 and FDCAN3) are compliant with ISO 11898-1 (CAN protocol specification version 2.0 part A, B) and CAN FD protocol specification version 1.0.

A 3 Kbytes message RAM memory implements filters, receive FIFOs, receive buffers, transmit event FIFOs, transmit buffers. This message RAM is shared between the three FDCAN modules.

3.34 Universal serial bus (USB)

The STM32G473xx devices embed a full-speed USB device peripheral compliant with the USB specification version 2.0. The internal USB PHY supports USB FS signaling, embedded DP pull-up and also battery charging detection according to Battery Charging Specification Revision 1.2. The USB interface implements a full-speed (12 Mbit/s) function interface with added support for USB 2.0 Link Power Management. It has software-configurable endpoint setting with packet memory up-to 1 KB and suspend/resume support. It requires a precise 48 MHz clock which can be generated from the internal main PLL (the clock source must use a HSE crystal oscillator) or by the internal 48 MHz oscillator in automatic trimming mode. The synchronization for this oscillator can be taken from the USB data stream itself (SOF signalization) which allows crystal less operation.

3.35 USB Type-C™ / USB Power Delivery controller (UCPD)

The device embeds one controller (UCPD) compliant with USB Type-C Rev. 1.2 and USB Power Delivery Rev. 3.0 specifications.

The controller uses specific I/Os supporting the USB Type-C and USB Power Delivery requirements, featuring:

- USB Type-C pull-up (Rp, all values) and pull-down (Rd) resistors
- "Dead battery" support
- USB Power Delivery message transmission and reception
- FRS (fast role swap) support

The digital controller handles notably:

- USB Type-C level detection with de-bounce, generating interrupts
- FRS detection, generating an interrupt
- Byte-level interface for USB Power Delivery payload, generating interrupts (DMA compatible)
- USB Power Delivery timing dividers (including a clock pre-scaler)
- CRC generation/checking
- 4b5b encode/decode
- Ordered sets (with a programmable ordered set mask at receive)
- Frequency recovery in receiver during preamble



The interface offers low-power operation compatible with Stop mode, maintaining the capacity to detect incoming USB Power Delivery messages and FRS signaling.

3.36 Clock recovery system (CRS)

The devices embed a special block which allows automatic trimming of the internal 48 MHz oscillator to guarantee its optimal accuracy over the whole device operational range. This automatic trimming is based on the external synchronization signal, which could be either derived from USB SOF signalization, from LSE oscillator, from an external signal on CRS_SYNC pin or generated by user software. For faster lock-in during startup it is also possible to combine automatic trimming with manual trimming action.

3.37 Flexible static memory controller (FSMC)

The Flexible static memory controller (FSMC) includes two memory controllers:

- The NOR/PSRAM memory controller
- The NAND/memory controller

This memory controller is also named Flexible memory controller (FMC).

The main features of the FMC controller are the following:

- Interface with static-memory mapped devices including:
 - Static random access memory (SRAM)
 - NOR Flash memory/OneNAND Flash memory
 - PSRAM (4 memory banks)
 - NAND Flash memory with ECC hardware to check up to 8 Kbyte of data
 - Ferroelectric RAM (FRAM)
- 8-,16- bit data bus width
- Independent Chip Select control for each memory bank
- Independent configuration for each memory bank
- Write FIFO
- The Maximum FMC CLK frequency for synchronous accesses is HCLK/2.

LCD parallel interface

The FMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost effective graphic applications using LCD modules with embedded controllers or high performance solutions using external controllers with dedicated acceleration.



3.38 Quad SPI memory interface (QUADSPI)

The Quad SPI is a specialized communication interface targeting single, dual or quad SPI flash memories. It can operate in any of the three following modes:

- Indirect mode: all the operations are performed using the QUADSPI registers
- Status polling mode: the external flash status register is periodically read and an interrupt can be generated in case of flag setting
- Memory-mapped mode: the external Flash is memory mapped and is seen by the system as if it were an internal memory.

Both throughput and capacity can be increased two-fold using dual-flash mode, where two quad SPI flash memories are accessed simultaneously.

The Quad SPI interface supports:

- Indirect mode: all the operations are performed using the QUADSPI registers
- Status polling mode: the external flash status register is periodically read and an
 interrupt can be generated in case of flag setting
- Memory-mapped mode: the external Flash is memory mapped and is seen by the system as if it were an internal memory
- Three functional modes: indirect, status-polling, and memory-mapped
- SDR and DDR support
- Fully programmable opcode for both indirect and memory mapped mode
- Fully programmable frame format for both indirect and memory mapped mode
 - Each of the 5 following phases can be configured independently (enable, length, single/dual/quad communication)
 - Instruction phase
 - Address phase
 - Alternate bytes phase
 - Dummy cycles phase
 - Data phase
- Integrated FIFO for reception and transmission
- 8, 16, and 32-bit data accesses are allowed
- DMA channel for indirect mode operations
- Programmable masking for external flash flag management
- Timeout management
- Interrupt generation on FIFO threshold, timeout, status match, operation complete, and access error

3.39 Development support

3.39.1 Serial wire JTAG debug port (SWJ-DP)

The Arm SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

Debug is performed using 2 pins only instead of 5 required by the JTAG (JTAG pins could be re-use as GPIO with alternate function): the JTAG TMS and TCK pins are shared with



SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

3.39.2 Embedded Trace Macrocell™

The Arm Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32G473xx devices through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. Real-time instruction and data flow activity be recorded and then formatted for display on the host computer that runs the debugger software. TPA hardware is commercially available from common development tool vendors.

The Embedded Trace Macrocell operates with third party debugger software tools.




46/215 DS12712 Rev 0.1

4 Pinouts and pin description

4.1 UFQFPN48 pinout description

Figure 5. STM32G473xx UFQFPN48 pinout




- 1. The above figure shows the package top view
- 2. VSS pads are connected to the exposed pad.



4.2 LQFP48 pinout description

Figure 6. STM32G473xx LQFP48 pinout




1. The above figure shows the package top view



4.3 LQFP64 pinout description

Figure 7. STM32G473xx LQFP64 pinout




1. The above figure shows the package top view.



4.4 LQFP100 pinout description

Figure 8. STM32G473xx LQFP100 pinout




1. The above figure shows the package top view.



50/215 DS12712 Rev 0.1

4.5 LQFP128 pinout description

Figure 9. STM32G473xx LQFP128 pinout



1. The above figure shows the package top view.



4.6 WLCSP81 pinout description

Figure 10. STM32G473xx WLCSP81 pinout

		.9					С. Р		
	1	2	3	4	5	6	7	8	9
А	VDD	PA15	PC12	PD1	PB3	PB5	PB9	vss	VDD
В	vss	PA13	PC10	PD0	PD2	PB6	PB8-BOOT0	PC13	VBAT
с	PA12	PA11	PA14	PC11	PC8	PB4	PB7	PC1	PC14- OSC32_IN
D	PA8	PC9	PA10	PA9	PC7	PA4	PA0	PG10-NRST	PC15- OSC32_OUT
E	VDD	PD11	PC6	PB15	PE12	PC4	PA1	PC0	PF0-OSC_IN
F	vss	PD10	PD9	PE15	PE9	PB0	PA5	PC2	PF1- OSC_OUT
G	PD8	PB14	PB12	PE13	PE8	PB1	PA6	PA2	PC3
н	PB13	PB11	PB10	PE11	PE7	VSSA	PC5	PA3	vss
J	VDD	vss	PE14	PE10	VDDA	VREF+	PB2	PA7	VDD
				_					

The above figure shows the package top view.

4.7 TFBGA100 pinout description

Figure 11. STM32G473xx TFBGA100 pinout

		<u> </u>				_	_			
	1	2	3	4	5	6	7	8	9	10
А	PE4	PB9	PB8-BOOT0	PB6	PB3	PD6	PD5	PD4	PD1	PC12
В	PE5	PE3	PE1	PB7	PB5	PD7	PD2	PD0	PA15	PA14
С	PC14- OSC32_IN	PE6	PE2	PE0	PB4	PD3	PC11	PC10	PA12	PA11
D	PC15- OSC32_OUT	vss	VBAT	PC13	VDD	vss	VDD	PA13	PA10	PA9
E	PF0-OSC_IN	PF1- OSC_OUT	PF9	PF10	VSS	vss	vss	PC8	PC9	PA8
F	PC2	PC0	PG10-NRST	PC1	VDD	VSS	VDD	PD14	PC6	PC7
G	PC3	PA1	PF2	PA0	PE7	PE12	PD10	PD9	PD13	PD15
н	PA2	PA4	PA3	PB0	PE8	PE9	PE15	PB11	PB14	PD11
J	PA5	PA6	PC5	PB2	VDDA	PE11	PE14	PB10	PB13	PD12
к	PA7	PC4	PB1	VSSA	VREF+	PE10	PE13	PB12	PB15	PD8

1. The above figure shows the package top view.



4.8 UFBGA100 pinout description

Figure 12. STM32G473xx UFBGA100 pinout

									-				
	1	2	3	4	5	6	7	8	9	10	11	12	
Α	PE2	PB9	PB7	PB5	PB4	PD7	PD6	PD4	PD3	PD1	PC12	PC10	
В	PE4	PE3	PE1	PB8-BOOT0	PB6	PB3	PD5	PD2	PD0	PC11	PA15	PA14	
С	PE6	PE5	PE0	VDD	vss			VDD	vss	PA13	PA10	PA12	
D	PC14- OSC32_IN	VBAT	PC13			•				PC8	PA9	PA11	
E	PC15- OSC32_OUT	PF9	PC0]	PC9	PA8							
F	PF0-OSC_IN	PF10		-		PC7	PD14						
G	PF1- OSC_OUT	PG10-NRST			,	UFBG	AIUU	,			PD15	PD13	ĺ
н	PC2	PC1	vss							VDD	PD11	PD12	
J	PC3	PF2	J3							vss	PD9	PD10	
κ	PA0	PA1	PA2	PC5	PB2			PE8	PE11	PB11	PB13	PD8	
L	PA3	PA4	PC4	PB0	VSSA	vss	VDD	PE10	PE13	PB10	PB12	PB15	
М	PA5	PA6	PA7	PB1	VREF+	VDDA	PE7	PE9	PE12	PE14	PE15	PB14	
					_							MS6	302

^{1.} The above figure shows the package top view.



4.9 Pin definition

Table 10. Legend/abbreviations used in the pinout table

Name	Abbreviation Definition									
Pin name		specified in brackets below the pin name, the pin function during and after as the actual pin name								
	S	Supply pin								
Pin type	I	Input only pin								
	I/O	Input / output pin								
	FT	5 V tolerant I/O								
	TT	3.6 V tolerant I/O								
	В	Dedicated BOOT0 pin								
	NRST	Bidirectional reset pin with embedded weak pull-up resistor								
I/O structure	Option for TT or FT I/Os									
i/O structure	_a ⁽¹⁾	I/O, with Analog switch function supplied by V _{DDA}								
	_c	I/O, USB Type-C PD capable								
	_d	I/O, USB Type-C PD Dead Battery function								
	_f ⁽²⁾	I/O, Fm+ capable								
	_u ⁽³⁾	I/O, with USB function								
Notes	Unless otherwise	specified by a note, all I/Os are set as floating inputs during and after reset								
	Alternate functions	Functions selected through GPIOx_AFR registers								
Pin functions	Additional functions	Functions directly selected/enabled through peripheral registers								

^{1.} The related I/O structures in Table 11 are: FT_a, FT_fa, TT_a.

^{2.} The related I/O structures in Table 11 are: FT_f, FT_fa.

^{3.} The related I/O structures in *Table 11* are FT_u.

Table 11. STM32G473xx pin definition

			Pin	Numb	er					စ			
WLCSP81	UFQFPN48	LQFP48	LQFP64	UFBGA100	TFBGA100	LPQF100	LPQF128	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	1	1	-	A1	С3	1	1	PE2	I/O	FT	-	TRACECK, TIM3_CH1, SAI_CK1, SPI4_SCK, TIM20_CH1, FMC_A23, SAI_MCLK_A, EVENTOUT	-
-	1	1	-	B2	B2	2	2	PE3	I/O	FT	-	TRACED0, TIM3_CH2, SPI4_NSS, TIM20_CH2, FMC_A19, SAI_SD_B, EVENTOUT	-
-	1	1	1	B1	A1	3	3	PE4	I/O	FT	-	TRACED1, TIM3_CH3, SAI_D2, SPI4_NSS, TIM20_CH1N, FMC_A20, SAI_FS_A, EVENTOUT	-
-	1	1	-	C2	B1	4	4	PE5	I/O	FT	-	TRACED2, TIM3_CH4, SAI_CK2, SPI4_MISO, TIM20_CH2N, FMC_A21, SAI_SCK_A, EVENTOUT	-
-	1	1	1	C1	C2	5	5	PE6	I/O	FT	-	TRACED3, SAI_D1, SPI4_MOSI, TIM20_CH3N, FMC_A22, SAI_SD_A, EVENTOUT	WKUP3, RTC_TAMP3
В9	1	1	1	D2	D3	6	6	VBAT	S	-	-	-	-
B8	2	2	2	D3	D4	7	7	PC13	I/O	FT	-	TIM1_BKIN, TIM1_CH1N, TIM8_CH4N, EVENTOUT	WKUP2, RTC_TAMP1, RTC_TS, RTC_OUT1
С9	3	3	3	D1	C1	8	8	PC14- OSC32_IN	I/O	FT	-	EVENTOUT	OSC32_IN

Table 11. STM32G473xx pin definition (continued)

			Pin	Numb	er								
WLCSP81	UFQFPN48	LQFP48	LQFP64	UFBGA100	TFBGA100	LPQF100	LPQF128	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
D9	4	4	4	E1	D1	9	9	PC15- OSC32_OU T	I/O	FT	-	EVENTOUT	OSC32_OUT
-	-	-	-	-	-	-	10	PF3	I/O	FT_f	-	TIM20_CH4, I2C3_SCL, FMC_A3, EVENTOUT	-
-	ı	1	1	ı	-	-	11	PF4	I/O	FT_f	-	COMP1_OUT, TIM20_CH1N, I2C3_SDA, FMC_A4, EVENTOUT	-
F1	-	-	-	C5	D2	-	12	VSS	S	-	-	-	-
A9	-	-	-	C4	D5	-	13	VDD	S	-	-	-	-
-	-	-	-	-	-	-	14	PF5	I/O	FT	-	TIM20_CH2N, FMC_A5, EVENTOUT	-
-	1	-	-	-	-	-	15	PF7	I/O	FT	-	TIM20_BKIN, TIM5_CH2, QUADSPI_BK1_IO2, FMC_A1, SAI_MCLK_B, EVENTOUT	-
-	-	-	-	-	-	-	16	PF8	I/O	FT	-	TIM20_BKIN2, TIM5_CH3, QUADSPI_BK1_IO0, FMC_A24, SAI_SCK_B, EVENTOUT	-
-	-	-	-	E2	E3	10	17	PF9	I/O	FT	-	TIM20_BKIN, TIM15_CH1, SPI2_SCK, TIM5_CH4, QUADSPI_BK1_IO1, FMC_A25, SAI_FS_B, EVENTOUT	-
-	-	-	-	F2	E4	11	18	PF10	I/O	FT	-	TIM20_BKIN2, TIM15_CH2, SPI2_SCK, QUADSPI_CLK, FMC_A0, SAI_D3, EVENTOUT	-

Table 11. STM32G473xx pin definition (continued)

			Pin l	Numb	er					ē			
WLCSP81	UFQFPN48	LQFP48	LQFP64	UFBGA100	TFBGA100	LPQF100	LPQF128	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
E9	5	5	5	F1	E1	12	19	PF0- OSC_IN	I	FT_fa	-	I2C2_SDA, SPI2_NSS/I2S2_WS, TIM1_CH3N, EVENTOUT	ADC1_IN10, OSC_IN
F9	6	6	6	G1	E2	13	20	PF1- OSC_OUT	0	FT_a	-	SPI2_SCK/I2S2_CK, EVENTOUT	ADC2_IN10, COMP3_INM, OSC_OUT
D8	7	7	7	G2	F3	14	21	PG10- NRST	I/O	FT	-	MCO, EVENTOUT	NRST
E8	-	-	8	E3	F2	15	22	PC0	I/O	FT_a	-	LPTIM1_IN1, TIM1_CH1, LPUART1_RX, EVENTOUT	ADC12_IN6, COMP3_INM
C8	1	-	9	H2	F4	16	23	PC1	I/O	TT_a	-	LPTIM1_OUT, TIM1_CH2, LPUART1_TX, QUADSPI_BK2_IO0, SAI_SD_A, EVENTOUT	ADC12_IN7, COMP3_INP
F8	1	-	10	H1	F1	17	24	PC2	I/O	FT_a	-	LPTIM1_IN2, TIM1_CH3, COMP3_OUT, TIM20_CH2, QUADSPI_BK2_IO1, EVENTOUT	ADC12_IN8
G9	1	-	11	J1	G1	18	25	PC3	I/O	TT_a	-	LPTIM1_ETR, TIM1_CH4, SAI_D1, TIM1_BKIN2, QUADSPI_BK2_IO2, SAI_SD_A, EVENTOUT	ADC12_IN9, OPAMP5_VINP
-	ı	1	ı	J2	G3	19	26	PF2	I/O	FT	ı	TIM20_CH3, I2C2_SMBA, FMC_A2, EVENTOUT	-
D7	8	8	12	K1	G4	20	27	PA0	I/O	TT_a	-	TIM2_CH1, TIM5_CH1, USART2_CTS, COMP1_OUT, TIM8_BKIN, TIM8_ETR, TIM2_ETR, EVENTOUT	ADC12_IN1, COMP1_INM, COMP3_INP, RTC_TAMP2,W KUP1



Table 11. STM32G473xx pin definition (continued)

			Pin I	Numb	er			D:		re			
WLCSP81	UFQFPN48	LQFP48	LQFP64	UFBGA100	TFBGA100	LPQF100	LPQF128	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
E7	9	9	13	K2	G2	21	28	PA1	I/O	TT_a	-	RTC_REFIN, TIM2_CH2, TIM5_CH2, USART2_RTS_DE, TIM15_CH1N, EVENTOUT	ADC12_IN2, COMP1_INP, OPAMP1_VINP, OPAMP3_VINP, OPAMP6_VINM
G8	10	10	14	K3	H1	22	29	PA2	I/O	FT_a	-	TIM2_CH3, TIM5_CH3, USART2_TX, COMP2_OUT, TIM15_CH1, QUADSPI_BK1_NCS , LPUART1_TX, UCPD_FRSTX, EVENTOUT	ADC1_IN3, COMP2_INM, OPAMP1_VOUT, WKUP4/LSCO
Н9	-	-	15	C9	D6	23	30	VSS	S	-	-	-	-
J9	-	-	16	C8	D7	24	31	VDD	S	-	-	-	-
Н8	11	11	17	L1	Н3	25	32	PA3	I/O	TT_a	-	TIM2_CH4, TIM5_CH4, SAI_CK1, USART2_RX, TIM15_CH2, QUADSPI_CLK, LPUART1_RX, SAI_MCLK_A, EVENTOUT	ADC1_IN4, COMP2_INP, OPAMP1_VINM/ OPAMP 1_VINP, OPAMP5_VINM
D6	12	12	18	L2	H2	26	33	PA4	I/O	TT_a	-	TIM3_CH2, SPI1_NSS, SPI3_NSS/I2S3_WS, USART2_CK, SAI_FS_B, EVENTOUT	ADC2_IN17, DAC1_OUT1, COMP1_INM
F7	13	13	19	M1	J1	27	34	PA5	I/O	TT_a	-	TIM2_CH1, TIM2_ETR, SPI1_SCK, UCPD_FRSTX, EVENTOUT	ADC2_IN13, DAC1_OUT2, COMP2_INM, OPAMP2_VINM

Table 11. STM32G473xx pin definition (continued)

			Pin I	Numb	er			D.		re			
WLCSP81	UFQFPN48	LQFP48	LQFP64	UFBGA100	TFBGA100	LPQF100	LPQF128	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
G7	14	14	20	M2	J2	28	35	PA6	I/O	TT_a	-	TIM16_CH1, TIM3_CH1, TIM8_BKIN, SPI1_MISO, TIM1_BKIN, COMP1_OUT, QUADSPI_BK1_IO3, LPUART1_CTS, EVENTOUT	ADC2_IN3, DAC2_OUT1, OPAMP2_VOUT
J8	15	15	21	M3	K1	29	36	PA7	I/O	TT_a	-	TIM17_CH1, TIM3_CH2, TIM8_CH1N, SPI1_MOSI, TIM1_CH1N, COMP2_OUT, QUADSPI_BK1_IO2, UCPD_FRSTX, EVENTOUT	ADC2_IN4, COMP2_INP, OPAMP1_VINP, OPAMP2_VINP
E6	16	ı	22	L3	K2	30	37	PC4	I/O	FT_fa	-	TIM1_ETR, I2C2_SCL, USART1_TX, QUADSPI_BK2_IO3, EVENTOUT	ADC2_IN5
H7	1	ı	23	K4	J3	31	38	PC5	I/O	TT_a	-	TIM15_BKIN, SAI_D3, TIM1_CH4N, USART1_RX, EVENTOUT	ADC2_IN11, OPAMP1_VINM, OPAMP2_VINM, WKUP5
F6	17	16	24	L4	H4	32	39	PB0	I/O	TT_a	-	TIM3_CH3, TIM8_CH2N, TIM1_CH2N, QUADSPI_BK1_IO1, UCPD_FRSTX, EVENTOUT	ADC3_IN12/AD C1_IN15, COMP4_INP, OPAMP2_VINP, OPAMP3_VINP
G6	18	17	25	M4	КЗ	33	40	PB1	I/O	TT_a	-	TIM3_CH4, TIM8_CH3N, TIM1_CH3N, COMP4_OUT, QUADSPI_BK1_IO0, LPUART1_RTS_DE, EVENTOUT	ADC3_IN1/ADC 1_IN12, COMP1_INP, OPAMP3_VOUT, OPAMP6_VINM



Table 11. STM32G473xx pin definition (continued)

			Pin	Numb								oonanada,	
WLCSP81	UFQFPN48	LQFP48	LQFP64	UFBGA100	TFBGA100	LPQF100	LPQF128	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
J7	19	18	26	K5	J4	34	41	PB2	I/O	TT_a	-	RTC_OUT2, LPTIM1_OUT, TIM5_CH1, TIM20_CH1, I2C3_SMBA, QUADSPI_BK2_IO1, EVENTOUT	ADC2_IN12, COMP4_INM, OPAMP3_VINM
H6	-	19	27	L5	K4	35	42	VSSA	S	-	-	-	-
J6	20	20	28	M5	K5	36	43	VREF+	S	-	1	-	VREFBUF_OUT
-	-	-	-	-	-	-	44	VREF+	S	-	-	-	-
J5	21	21	29	M6	J5	37	45	VDDA	S	-	-	-	-
H9	-	-	-	Н3	E5	-	46	VSS	S	-	-	-	-
J1	-	-	-	H10	F5	-	47	VDD	S	-	-	-	-
-	-	-	-	-	-	-	48	PF11	I/O	FT		TIM20_ETR, FMC_NE4, EVENTOUT	-
-	-	-	-	-	-	-	49	PF12	I/O	FT	1	TIM20_CH1, FMC_A6, EVENTOUT	-
-	1	1	-	1	-	1	50	PF13	I/O	FT	1	TIM20_CH2, I2C4_SMBA, FMC_A7, EVENTOUT	-
-	-	-	-	-	-	-	51	PF14	I/O	FT_f	1	TIM20_CH3, I2C4_SCL, FMC_A8, EVENTOUT	-
-	-	-	-	-	-	1	52	PF15	I/O	FT_f	1	TIM20_CH4, I2C4_SDA, FMC_A9, EVENTOUT	-
H5	-	-	-	M7	G5	38	53	PE7	I/O	TT_a	-	TIM1_ETR,FMC_D4, SAI_SD_B, EVENTOUT	ADC3_IN4, COMP4_INP
G5	-	-	-	K8	H5	39	54	PE8	I/O	FT_a	-	TIM5_CH3, TIM1_CH1N, FMC_D5, SAI_SCK_B, EVENTOUT	ADC345_IN6, COMP4_INM
F5	-	-	-	M8	H6	40	55	PE9	I/O	FT_a	-	TIM5_CH4, TIM1_CH1,FMC_D6, SAI_FS_B, EVENTOUT	ADC3_IN2

Table 11. STM32G473xx pin definition (continued)

			Pin	Numb	er			n:		re			
WLCSP81	UFQFPN48	LQFP48	LQFP64	UFBGA100	TFBGA100	LPQF100	LPQF128	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
J4	1	-	-	L8	K6	41	56	PE10	I/O	FT_a	-	TIM1_CH2N, QUADSPI_CLK, FMC_D7, SAI_MCLK_B, EVENTOUT	ADC345_IN14
H4	1	-	-	K9	J6	42	57	PE11	I/O	FT_a	-	TIM1_CH2, SPI4_NSS, QUADSPI_BK1_NCS , FMC_D8, EVENTOUT	ADC345_IN15
E5	ı	-	-	M9	G6	43	58	PE12	I/O	FT_a	-	TIM1_CH3N, SPI4_SCK, QUADSPI_BK1_IO0, FMC_D9, EVENTOUT	ADC345_IN16
G4	ı	1	1	L9	K7	44	59	PE13	I/O	FT_a	-	TIM1_CH3, SPI4_MISO, QUADSPI_BK1_IO1, FMC_D10, EVENTOUT	ADC3_IN3
J3	-	-	-	M10	J7	45	60	PE14	I/O	FT_a	-	TIM1_CH4, SPI4_MOSI, TIM1_BKIN2, QUADSPI_BK1_IO2, FMC_D11, EVENTOUT	ADC4_IN1
F4	1	-	-	M11	H7	46	61	PE15	I/O	FT_a	-	TIM1_BKIN, TIM1_CH4N, USART3_RX, QUADSPI_BK1_IO3, FMC_D12, EVENTOUT	ADC4_IN2
НЗ	22	22	30	L10	J8	47	62	PB10	I/O	TT_a	-	TIM2_CH3, USART3_TX, LPUART1_RX, QUADSPI_CLK, CAN3_TXFD, TIM1_BKIN, SAI_SCK_A, EVENTOUT	COMP5_INM, OPAMP3_VINM, OPAMP4_VINM
J2	-	23	31	J10	E6	48	63	VSS	S	ı	-	-	-
J1	23	24	32	J3	F7	49	64	VDD	S	-	-	-	-

Table 11. STM32G473xx pin definition (continued)

			Pin l	Numb	er			Din nama		re			
WLCSP81	UFQFPN48	LQFP48	LQFP64	UFBGA100	TFBGA100	LPQF100	LPQF128	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
H2	24	25	33	K10	Н8	50	65	PB11	I/O	TT_a	-	TIM2_CH4, USART3_RX, LPUART1_TX, QUADSPI_BK1_NCS , CAN3_RXFD, EVENTOUT	ADC12_IN14, COMP6_INP, OPAMP4_VINP, OPAMP6_VOUT
G3	25	26	34	L11	K8	51	66	PB12	I/O	TT_a	-	TIM5_ETR, I2C2_SMBA, SPI2_NSS/I2S2_WS, TIM1_BKIN, USART3_CK, LPUART1_RTS_DE, CAN2_RX, EVENTOUT	ADC4_IN3/ADC 1_IN11, COMP7_INM, OPAMP4_VOUT, OPAMP6_VINP
H1	26	27	35	K11	J9	52	67	PB13	I/O	TT_a	-	SPI2_SCK/I2S2_CK, TIM1_CH1N, USART3_CTS, LPUART1_CTS, CAN2_TX, EVENTOUT	ADC3_IN5, COMP5_INP, OPAMP3_VINP, OPAMP4_VINP, OPAMP6_VINP
G2	27	28	36	M12	Н9	53	68	PB14	I/O	TT_a	-	TIM15_CH1, SPI2_MISO, TIM1_CH2N, USART3_RTS_DE, COMP4_OUT, EVENTOUT	ADC4_IN4/ADC 1_IN5, COMP7_INP, OPAMP2_VINP, OPAMP5_VINP
E4	28	29	37	L12	K9	54	69	PB15	I/O	TT_a	-	RTC_REFIN, TIM15_CH2, TIM15_CH1N, COMP3_OUT, TIM1_CH3N, SPI2_MOSI/I2S2_SD , EVENTOUT	ADC4_IN5/ ADC2_IN15, COMP6_INM, OPAMP5_VINM
G1	-	-	-	K12	K10	55	70	PD8	I/O	TT_a	-	USART3_TX, FMC_D13, EVENTOUT	ADC4_IN12/AD C5_IN12, OPAMP4_VINM
F3	-	1	-	J11	G8	56	71	PD9	I/O	TT_a	-	USART3_RX, CAN2_RXFD, FMC_D14, EVENTOUT	ADC4_IN13/AD C5_IN13, OPAMP6_VINP
F2	-	-	-	J12	G7	57	72	PD10	I/O	FT_a	-	USART3_CK, CAN2_TXFD, FMC_D15, EVENTOUT	ADC345_IN7, COMP6_INM



Table 11. STM32G473xx pin definition (continued)

			Pin	Numb	er			D :		re			
WLCSP81	UFQFPN48	LQFP48	LQFP64	UFBGA100	TFBGA100	LPQF100	LPQF128	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
E2	-	-	-	H11	H10	58	73	PD11	I/O	TT_a	-	TIM5_ETR, I2C4_SMBA, USART3_CTS, FMC_A16, EVENTOUT	ADC345_IN8, COMP6_INP, OPAMP4_VINP
-	1	-	1	H12	J10	59	74	PD12	I/O	TT_a	1	TIM4_CH1, USART3_RTS_DE, FMC_A17, EVENTOUT	ADC345_IN9, COMP5_INP, OPAMP5_VINP
-	ı	-	-	G12	G9	60	75	PD13	I/O	FT_a	-	TIM4_CH2, FMC_A18, EVENTOUT	ADC345_IN10, COMP5_INM
-	ı	-	-	F12	F8	61	76	PD14	I/O	TT_a	-	TIM4_CH3, FMC_D0, EVENTOUT	ADC345_IN11, COMP7_INP, OPAMP2_VINP
-	1	-	-	G11	G10	62	77	PD15	I/O	FT_a	1	TIM4_CH4, SPI2_NSS, FMC_D1, EVENTOUT	COMP7_INM
В1	1	-	1	L6	E7	63	78	VSS	S	-	-	-	-
E1	1	-	ı	L7	ı	64	79	VDD	S	ı	-	-	-
E3	29	-	38	E10	F9	65	80	PC6	I/O	FT_f	1	TIM3_CH1, TIM8_CH1, I2S2_MCK, COMP6_OUT, I2C4_SCL, EVENTOUT	-
D5	1	-	39	F11	F10	66	81	PC7	I/O	FT_f	1	TIM3_CH2, TIM8_CH2, I2S3_MCK, COMP5_OUT, I2C4_SDA, EVENTOUT	-
-	ı	ı	-	-	-	ı	82	PG0	I/O	FT	1	TIM20_CH1N, FMC_A10, EVENTOUT	-
-	-	-	-	-	-	-	83	PG1	I/O	FT	-	TIM20_CH2N, FMC_A11, EVENTOUT	-

Table 11. STM32G473xx pin definition (continued)

			Pin	Numb	er			D:		re			
WLCSP81	UFQFPN48	LQFP48	LQFP64	UFBGA100	TFBGA100	LPQF100	LPQF128	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	-	-	1	-	-	84	PG2	I/O	FT	-	TIM20_CH3N, SPI1_SCK, FMC_A12, EVENTOUT	-
-	-	-	-	1	1	-	85	PG3	I/O	FT_f	-	TIM20_BKIN, I2C4_SCL, SPI1_MISO, TIM20_CH4N, FMC_A13, EVENTOUT	-
-	-	-	-	1	-	-	86	PG4	I/O	FT_f	-	TIM20_BKIN2, I2C4_SDA, SPI1_MOSI, FMC_A14, EVENTOUT	-
C5	-	-	40	D10	E8	67	87	PC8	I/O	FT_f	-	TIM3_CH3, TIM8_CH3, TIM20_CH3, COMP7_OUT, I2C3_SCL, EVENTOUT	-
D2	-	ı	41	E11	E9	68	88	PC9	I/O	FT_f	-	TIM3_CH4, RTIM1_CHE2, TIM8_CH4, I2SCKIN, TIM8_BKIN2, I2C3_SDA, EVENTOUT	-
D1	30	30	42	E12	E10	69	89	PA8	I/O	FT_a	-	MCO, I2C3_SCL, I2C2_SDA, I2S2_MCK, TIM1_CH1, USART1_CK, COMP7_OUT, TIM4_ETR, CAN3_RX, SAI_CK2, SAI_SCK_A, EVENTOUT	ADC5_IN1, OPAMP5_VOUT

Table 11. STM32G473xx pin definition (continued)

			Pin	Numb	er			D .		re			
WLCSP81	UFQFPN48	LQFP48	LQFP64	UFBGA100	TFBGA100	LPQF100	LPQF128	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
D4	31	31	43	D11	D10	70	90	PA9	I/O	FT_fda	-	I2C3_SMBA, I2C2_SCL, I2S3_MCK, TIM1_CH2, USART1_TX, OMP5_OUT, TIM15_BKIN, TIM2_CH3, CAN1_RXFD, SAI_FS_A, EVENTOUT	ADC5_IN2, UCPD_DBCC1
D3	32	32	44	C11	D9	71	91	PA10	I/O	FT_fda	-	TIM17_BKIN, USB_CRS_SYNC, I2C2_SMBA, SPI2_MISO, TIM1_CH3, USART1_RX, COMP6_OUT, CAN1_TXFD, TIM2_CH4, TIM8_BKIN, SAI_D1, SAI_SD_A, EVENTOUT	UCPD_DBCC2
C2	33	33	45	D12	C10	72	92	PA11	I/O	FT_u	-	SPI2_MOSI/I2S2_SD , TIM1_CH1N, USART1_CTS, COMP1_OUT, CAN1_RX, TIM4_CH1, TIM1_CH4, TIM1_BKIN2, EVENTOUT	USB_DM
C1	34	34	46	C12	С9	73	93	PA12	I/O	FT_u	-	TIM16_CH1, I2SCKIN, TIM1_CH2N, USART1_RTS_DE, COMP2_OUT, CAN1_TX, TIM4_CH2, TIM1_ETR, EVENTOUT	USB_DP
A8	-	35	47	-	F6	74	94	VSS	S	-	-	-	-
A1	35	36	48	-	-	75	95	VDD	S	-	-	-	-

Table 11. STM32G473xx pin definition (continued)

			Pin	Numb	er			D :		re			
WLCSP81	UFQFPN48	LQFP48	LQFP64	UFBGA100	TFBGA100	LPQF100	LPQF128	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
B2	36	37	49	C10	D8	76	96	PA13	I/O	FT_f	-	SWDIO-JTMS, TIM16_CH1N, I2C4_SCL, I2C1_SCL, IR_OUT, USART3_CTS, TIM4_CH3, SAI_SD_B, EVENTOUT	-
-	-	-	-	-	-	-	97	PF6	I/O	FT_f	-	TIM5_ETR, TIM4_CH4, SAI_SD_B, I2C2_SCL, TIM5_CH1, USART3_RTS, QUADSPI_BK1_IO3, EVENTOUT	-
C3	37	38	50	B12	B10	77	98	PA14	I/O	FT_f	-	SWCLK-JTCK, LPTIM1_OUT, I2C4_SMBA, I2C1_SDA, TIM8_CH2, TIM1_BKIN, USART2_TX, CAN3_TXFD, SAI_FS_B, EVENTOUT	-
A2	38	39	51	B11	B9	78	99	PA15	I/O	FT_f	-	JTDI, TIM2_CH1, TIM8_CH1, I2C1_SCL, SPI1_NSS, SPI3_NSS/I2S3_WS, USART2_RX, UART4_RTS_DE, TIM1_BKIN, CAN3_TX, TIM2_ETR, EVENTOUT	-
В3	39	-	52	A12	C8	79	100	PC10	I/O	FT	-	TIM8_CH1N, UART4_TX, SPI3_SCK/I2S3_CK, USART3_TX, EVENTOUT	-

Table 11. STM32G473xx pin definition (continued)

			Pin	Numb	er					e.			
WLCSP81	UFQFPN48	LQFP48	LQFP64	UFBGA100	TFBGA100	LPQF100	LPQF128	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
C4	40	-	53	B10	C7	80	101	PC11	I/O	FT_f	-	TIM8_CH2N, UART4_RX, SPI3_MISO, USART3_RX, I2C3_SDA, EVENTOUT	-
A3	-	-	54	A11	A10	81	102	PC12	I/O	FT	-	TIM5_CH2, TIM8_CH3N, UART5_TX, SPI3_MOSI/ I2S3_SD, USART3_CK, UCPD_FRSTX, EVENTOUT	-
-	-	-	-	1	-	-	103	PG5	I/O	FT	-	TIM20_ETR, SPI1_NSS, LPUART1_CTS, FMC_A15, EVENTOUT	-
_	-	-	-	1	-	-	104	PG6	I/O	FT	-	TIM20_BKIN, I2C3_SMBA, LPUART1_RTS_DE, FMC_INT, EVENTOUT	-
_	-	-	-	1	-	-	105	PG7	I/O	FT_f	-	SAI_CK1, I2C3_SCL, LPUART1_TX, FMC_INT, SAI_MCLK_A, EVENTOUT	-
-	-	-	-	-	-	-	106	PG8	I/O	FT_f	-	I2C3_SDA, LPUART1_RX, FMC_NE3, EVENTOUT	-
_	-	-	-	1	-	-	107	PG9	I/O	FT	-	SPI3_SCK, USART1_TX, FMC_NCE/FMC_NE 2, TIM15_CH1N, EVENTOUT	-
B4	-	-	-	В9	В8	82	108	PD0	I/O	FT	-	TIM8_CH4N, CAN1_RX, FMC_D2, EVENTOUT	-

Table 11. STM32G473xx pin definition (continued)

			Pin	Numb	er					ē			
WLCSP81	UFQFPN48	LQFP48	LQFP64	UFBGA100	TFBGA100	LPQF100	LPQF128	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
A4	-	-	-	A10	A9	83	109	PD1	I/O	FT	-	TIM8_CH4, TIM8_BKIN2, CAN1_TX, FMC_D3, EVENTOUT	-
-	-	-	-	-	ı	-	110	VSS	S	-	-	-	-
A1	i	ı	-	-	ı	-	111	VDD	S	ı	-	-	-
B5	1	1	55	В8	В7	84	112	PD2	I/O	FT	-	TIM3_ETR, TIM8_BKIN, UART5_RX, EVENTOUT	-
-	1	1	-	A9	C6	85	113	PD3	I/O	FT	-	TIM2_CH1/ TIM2_ETR, USART2_CTS, QUADSPI_BK2_NCS , FMC_CLK, EVENTOUT	-
-	1	1	-	A8	A8	86	114	PD4	I/O	FT	-	TIM2_CH2, USART2_RTS_DE, CAN1_RXFD, QUADSPI_BK2_IO0, FMC_NOE, EVENTOUT	-
-	1	1	-	В7	A7	87	115	PD5	I/O	FT	-	USART2_TX, CAN1_TXFD, QUADSPI_BK2_IO1, FMC_NWE, EVENTOUT	-
-	-	-	-	A7	A6	88	116	PD6	I/O	FT	-	TIM2_CH4, SAI_D1, USART2_RX, CAN2_RXFD, QUADSPI_BK2_IO2, FMC_NWAIT, SAI_SD_A, EVENTOUT	-
-	-	-	-	A6	В6	89	117	PD7	I/O	FT	-	TIM2_CH3, USART2_CK, QUADSPI_BK2_IO3, FMC_NCE/ FMC_NE1, EVENTOUT	-

Table 11. STM32G473xx pin definition (continued)

			Pin	Numb	er			Din nome		ē			
WLCSP81	UFQFPN48	LQFP48	LQFP64	UFBGA100	TFBGA100	LPQF100	LPQF128	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
A5	41	40	56	В6	A5	90	118	PB3	I/O	FT	_	JTDO-TRACESWO, TIM2_CH2, TIM4_ETR, UCPD_CRS_SYNC, TIM8_CH1N, SPI1_SCK, SPI3_SCK/I2S3_CK, USART2_TX, TIM3_ETR, CAN3_RX, SAI_SCK_B, EVENTOUT	-
C6	42	41	57	A5	C5	91	119	PB4	I/O	FT_c	-	JTRST, TIM16_CH1, TIM3_CH1, TIM8_CH2N, SPI1_MISO, SPI3_MISO, USART2_RX, UART5_RTS_DE, TIM17_BKIN, CAN3_TX, SAI_MCLK_B, EVENTOUT	UCPD_CC2
A6	43	42	58	A4	B5	92	120	PB5	I/O	FT_f	-	TIM16_BKIN, TIM3_CH2, TIM8_CH3N, I2C1_SMBA, SPI1_MOSI, SPI3_MOSI/I2S3_SD , USART2_CK, I2C3_SDA, CAN2_RX, TIM17_CH1, LPTIM1_IN1, SAI_SD_B, UART5_CTS, EVENTOUT	-

Table 11. STM32G473xx pin definition (continued)

			Pin l	Numb	er			D:		re			
WLCSP81	UFQFPN48	LQFP48	LQFP64	UFBGA100	TFBGA100	LPQF100	LPQF128	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
В6	44	43	59	B5	A4	93	121	PB6	I/O	FT_c	1	TIM16_CH1N, TIM4_CH1, TIM8_CH1, TIM8_ETR, USART1_TX, COMP4_OUT, CAN2_TX, TIM8_BKIN2, LPTIM1_ETR, SAI_FS_B, EVENTOUT	UCPD_CC1
C7	45	44	60	А3	B4	94	122	PB7	I/O	FT_f	-	TIM17_CH1N, TIM4_CH2, I2C4_SDA, I2C1_SDA, TIM8_BKIN, USART1_RX, COMP3_OUT, CAN2_TXFD, TIM3_CH4, LPTIM1_IN2, FMC_NL, UART4_CTS, EVENTOUT	PVD_IN
В7	46	45	61	B4	A3	95	123	PB8- BOOT0	I/O	FT_f		TIM16_CH1, TIM4_CH3, SAI_CK1, I2C1_SCL, USART3_RX, COMP1_OUT, CAN1_RX, TIM8_CH2, TIM1_BKIN, SAI_MCLK_A, EVENTOUT	-
A7	47	46	62	A2	A2	96	124	PB9	I/O	FT_f	-	TIM17_CH1, TIM4_CH4, SAI_D2, I2C1_SDA, IR_OUT, USART3_TX, COMP2_OUT, CAN1_TX, TIM8_CH3, TIM1_CH3N, SAI_FS_A, EVENTOUT	-

Table 11. STM32G473xx pin definition (continued)

Pin Number								Din nome		e.					
WLCSP81	UFQFPN48	LQFP48	LQFP64	UFBGA100	TFBGA100	LPQF100	LPQF128	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions		
-	-	-	1	С3	C4	97	125	PE0	I/O	FT	-	TIM4_ETR, TIM20_CH4N, TIM16_CH1, TIM20_ETR, USART1_TX, CAN1_RXFD, FMC_NBL0, EVENTOUT	-		
-	-	-	1	В3	В3	98	126	PE1	I/O FT		-	TIM17_CH1, TIM20_CH4, USART1_RX, CAN1_TXFD, FMC_NBL1, EVENTOUT	-		
_	-	47	63	ı	-	99	127	VSS	S	-	-	-			
A9	48	48	64	-	-	100	128	VDD	S	-	-	-	-		

^{1.} Function availability depends on the chosen device.



4.10 **Alternate functions**

Table 12. Alternate function

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Port		SYS_AF	LPTIM1/ TIM2/5/ 15/16/17	I2C3/ TIM1/2/3/4/5/8/1 5/20/ GPCOMP1	QUADSPI/ I2C3/4/SAI/ USB/ TIM8/15/20/GPC OMP3/ TSC	I2C1/2/3/ 4/ TIM1/8/1 6/17	QUADSPI/SP I1/2/3/4/I2S2/ 3/ I2C4/ UART4/5/TIM 8/ Infrared	QUADSPI/S PI2/3/ I2S2/3/ TIM1/5/8/20 / Infrared	USART1/2/3 /CAN/ GPCOMP5/6 /7	I2C3/4/ UART4/5/L PUART1/G PCOMP1/2/ 3/4/5/6/7	CAN/ TIM1/8/1 5/CAN1/2	QUADSPI/TI M2/3/4/8/17	LPTIM1/ TIM1/8/C AN1/3	SDIO/FMC/ LPUART1/ SAI TIM1	SAI/OPAMP2	UART4/5/ SAI/ TIM2/15/ UCPD	EVENT
PortA	PA0	-	TIM2_CH1	TIM5_CH1	-	-		-	USART2_ CTS	COMP1 _OUT	TIM8_ BKIN	TIM8_ETR	-	-	-	TIM2_ ETR	EVENT OUT
	PA1	RTC_ REFIN	TIM2_CH2	TIM5_CH2	-	-			USART2_ RTS_DE	-	TIM15_C H1N	-	-	-	-	-	EVENT OUT
	PA2	-	TIM2_CH3	TIM5_CH3	-	-)	USART2_ TX	COMP2 _OUT	TIM15_C H1	QUADSPI_B K1_NCS	-	LPUART1_TX	-	UCPD_ FRSTX	EVENT OUT
	PA3	-	TIM2_CH4	TIM5_CH4	SAI_CK1	-	<u> </u>	0	USART2_ RX	-	TIM15_C H2	QUADSPI_C LK	-	LPUART1_RX	SAI_MCLK_A	-	EVENT OUT
	PA4	-	-	TIM3_CH2	-	-	SPI1_NSS	SPI3_NSS/I 2S3_WS	USART2_ CK	×.	-	-	-	-	SAI_FS_B	-	EVENT OUT
	PA5	-	TIM2_CH1	TIM2_ETR	-		SPI1_SCK			<i>></i>	-	-	-	-	-	UCPD_ FRSTX	EVENT OUT
	PA6	-	TIM16_CH1	TIM3_CH1	-	TIM8_ BKIN	SPI1_MISO	TIM1_BKIN	-	COMP1 _OUT		QUADSPI_B K1_IO3	-	LPUART1_ CTS	-	-	EVENT OUT
	PA7	-	TIM17_CH1	TIM3_CH2	-	TIM8_ CH1N	SPI1_MOSI	TIM1_CH1 N	-	COMP2_ OUT		QUADSPI_B K1_IO2	-	-	-	UCPD_ FRSTX	EVENT OUT
	PA8	МСО	-	-	-	I2C2_ SMBA	I2S2_MCK	TIM1_CH1	USART1_ CK	COMP7 _OUT	•	TIM4_ETR	CAN3_ RX	SAI_CK2	-	SAI_SCK _A	EVENT OUT
	PA9	-	-	I2C3_SMBA	-	I2C2_ SCL	I2S3_MCK	TIM1_CH2	USART1_ TX	COMP5 _OUT	TIM15_B KIN	TIM2_CH3	CAN1_ RXFD		-	SAI_FS_ A	EVENT OUT
	PA10	-	TIM17_BKIN	I2C3_SCL	USB_CRS_ SYNC	I2C2_ SDA	SPI2_MISO	TIM1_CH3	USART1_ RX	COMP6 _OUT	CAN1_T XFD	TIM2_CH4	TIM8_ BKIN	SAI_D1	-	SAI_SD_ A	EVENT OUT
	PA11	-	-	-	-	-	SPI2_MOSI/I 2S2_SD	TIM1_CH1 N	USART1_ CTS	COMP1 _OUT	CAN1_ RX	TIM4_CH1	TIM1_CH 4	TIM1_BKIN2	-	-	EVENT OUT
	PA12	-	TIM16_CH1	-	-	-	12SCKIN	TIM1_CH2 N	USART1_ RTS_DE	COMP2 _OUT	CAN1_ TX	TIM4_CH2	TIM1_ ETR	-	-	-	EVENT OUT
	PA13	SWDIO- JTMS	TIM16_CH1N	-		-	IR_OUT	-	USART3_ CTS		-	TIM4_CH3	-	-	SAI_SD_B	-	EVENT OUT
	PA14	SWCLK- JTCK	LPTIM1_OUT	-	I2C4_SMBA	I2C1_ SDA	TIM8_CH2	TIM1_ BKIN	USART2_ TX	-	-	-	CAN3_ TXFD	-	SAI_FS_B	-	EVENT OUT
	PA15	JTDI	TIM2_CH1	TIM8_CH1	-	I2C1_ SCL	SPI1_NSS	SPI3_NSS/I 2S3_WS	USART2_ RX	UART4 _RTS_DE	TIM1_ BKIN	-	CAN3_ TX	-	-	TIM2_ET R	EVENT OUT

577

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS_AF	LPTIM1/ TIM2/5/ 15/16/17	I2C3/ TIM1/2/3/4/5/8/1 5/20/ GPCOMP1	QUADSPI/ I2C3/4/SAI/ USB/ TIM8/15/20/GPC OMP3/ TSC	I2C1/2/3/ 4/ TIM1/8/1 6/17	QUADSPI/SP I1/2/3/4/12S2/ 3/ I2C4/ UART4/5/TIM 8/ Infrared	QUADSPI/S PI2/3/ I2S2/3/ TIM1/5/8/20 / Infrared	USART1/2/3 /CAN/ GPCOMP5/6 /7	I2C3/4/ UART4/5/L PUART1/G PCOMP1/2/ 3/4/5/6/7	CAN/ TIM1/8/1 5/CAN1/2	QUADSPI/TI M2/3/4/8/17	LPTIM1/ TIM1/8/C AN1/3	SDIO/FMC/ LPUART1/ SAI TIM1	SAI/OPAMP2	UART4/5/ SAI/ TIM2/15/ UCPD	EVENT
	PB0	-	-	TIM3_CH3	0	TIM8_ CH2N	-	TIM1_CH2 N	-	-	-	QUADSPI_B K1_IO1	-	-	-	UCPD_ FRSTX	EVENT OUT
	PB1	-	-	TIM3_CH4	0	TIM8_ CH3N	-	TIM1_CH3 N	-	COMP4_O UT	-	QUADSPI_B K1_IO0	-	LPUART1_RTS _DE	-	-	EVENT OUT
	PB2	-	LPTIM1_OUT	TIM5_CH1	TIM20_CH1	I2C3_ SMBA	-	-	-	-	-	QUADSPI_B K2_IO1	-	-	-	-	EVENT OUT
	PB3	JTDO- TRACESWO	TIM2_CH2	TIM4_ETR	USB_CRS_SYN C	TIM8_ CH1N	SPI1_SCK	SPI3_SCK/I 2S3_CK	USART2_TX	-	-	TIM3_ETR	CAN3_R X	-	-	SAI_SCK _B	EVENT OUT
	PB4	JTRST	TIM16_CH1	TIM3_CH1	-	TIM8_ CH2N	SPI1_MISO	SPI3_MISO	USART2_R X	UART5_RT S_DE	-	TIM17_BKIN	CAN3_T X	-	-	SAI_MCL K_B	EVENT OUT
	PB5	-	TIM16_BKIN	TIM3_CH2	TIM8_CH3N	I2C1_ SMBA	SPI1_MOSI	SPI3_MOSI /I2S3_SD	USART2_C K	I2C3_SDA	CAN2_R X	TIM17_CH1	LPTIM1_I N1	SAI_SD_B	-	UART5_ CTS	EVENT OUT
	PB6	-	TIM16_CH1N	TIM4_CH1	I2C4_SCL	I2C1_ SCL	TIM8_CH1	TIM8_ETR	USART1_TX	COMP4_O UT	CAN2_T X	TIM8_BKIN2	LPTIM1_ ETR	-	-	SAI_FS_ B	EVENT OUT
B	PB7	-	TIM17_CH1N	TIM4_CH2	I2C4_SDA	I2C1_ SDA	TIM8_BKIN	- 1	USART1_R X	COMP3_O UT	CAN2_T XFD	TIM3_CH4	LPTIM1_I N2	FMC_NL	-	UART4_ CTS	EVENT OUT
Port	PB8	-	TIM16_CH1	TIM4_CH3	SAI_CK1	I2C1_ SCL	-		USART3_R X	COMP1_O UT	CAN1_R X	TIM8_CH2	-	TIM1_BKIN	-	SAI_MCL K_A	EVENT OUT
	PB9	-	TIM17_CH1	TIM4_CH4	SAI_D2	I2C1_ SDA	-	IR_OUT	USART3_TX	COMP2_O UT	CAN1_T X	TIM8_CH3	-	TIM1_CH3N	-	SAI_FS_ A	EVENT OUT
	PB10	-	TIM2_CH3	-	-,	-	-	-	USART3_TX	LPUART1_ RX		QUADSPI_C LK	CAN3_T XFD	TIM1_BKIN	-	SAI_SCK _A	EVENT OUT
	PB11	-	TIM2_CH4	-	-	-	-	-	USART3_R X	LPUART1_ TX	-	QUADSPI_B K1_NCS	CAN3_R XFD	-	-	-	EVENT OUT
	PB12	-	-	TIM5_ETR	-	I2C2_ SMBA	SPI2_NSS/I2 S2_WS	TIM1_BKIN	USART3_C K	LPUART1_ RTS_DE	CAN2_R X	-	-	-	-	-	EVENT OUT
	PB13	-	-	-	-	-	SPI2_SCK/I2 S2_CK	TIM1_CH1 N	USART3_CT S	LPUART1_ CTS	CAN2_T X	-	-	-	-	-	EVENT OUT
	PB14	-	TIM15_CH1	-	-	-	SPI2_MISO	TIM1_CH2 N	USART3_RT S_DE	COMP4_O UT	-	-	-	-	-	-	EVENT OUT
	PB15	RTC_REFIN	TIM15_CH2	TIM15_CH1N	COMP3_OUT	TIM1_ CH3N	SPI2_MOSI/I 2S2_SD	-	-	-	-	-	-	-	-	-	EVENT OUT

STM32G473xB STM32G473xC STM32G473xE

Pinouts and pin description

						Tab	le 12. Alt	ernate f	unction	(continu	red)						
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS_AF	LPTIM1/ TIM2/5/ 15/16/17	12C3/ TIM1/2/3/4/5/8/1 5/20/ GPCOMP1	QUADSPI/ I2C3/4/SAI/ USB/ TIM8/15/20/GPC OMP3/ TSC	I2C1/2/3/ 4/ TIM1/8/1 6/17	QUADSPI/SP I1/2/3/4/I2S2/ 3/ I2C4/ UART4/5/TIM 8/ Infrared	QUADSPI/S PI2/3/ I2S2/3/ TIM1/5/8/20 / Infrared	USART1/2/3 /CAN/ GPCOMP5/6 /7	I2C3/4/ UART4/5/L PUART1/G PCOMP1/2/ 3/4/5/6/7	CAN/ TIM1/8/1 5/CAN1/2	QUADSPI/TI M2/3/4/8/17	LPTIM1/ TIM1/8/C AN1/3	SDIO/FMC/ LPUART1/ SAI TIM1	SAI/OPAMP2	UART4/5/ SAI/ TIM2/15/ UCPD	EVENT
	PC0	-	LPTIM1_IN1	TIM1_CH1	0.	-	-	-	-	LPUART1_ RX	-	-	1	-	-	-	EVENT OUT
	PC1	-	LPTIM1_OUT	TIM1_CH2	9		-	-	-	LPUART1_ TX	-	QUADSPI_ BK2_IO0	-	-	SAI_SD_A	-	EVENT OUT
	PC2	-	LPTIM1_IN2	TIM1_CH3	COMP3_OUT	4	-	TIM20_CH2	-	-	-	QUADSPI_ BK2_IO1	-	-	-	-	EVENT OUT
	PC3	-	LPTIM1_ETR	TIM1_CH4	SAI_D1	-	X	TIM1_BKIN 2	-	-	-	QUADSPI_ BK2_IO2	-	-	SAI_SD_A	-	EVENT OUT
	PC4	-	-	TIM1_ETR	-	I2C2_SC L	-		USART1_TX	-	-	QUADSPI_ BK2_IO3	-	-	-	-	EVENT OUT
	PC5	-	-	TIM15_BKIN	SAI_D3	-		TIM1_CH4 N	USART1_R X	-	-	-	-	-	-	-	EVENT OUT
	PC6	-	-	TIM3_CH1	-	TIM8_ CH1		12S2_MCK	COMP6_OU	I2C4_SCL	-	-	-	-	-	-	EVENT OUT
ç	PC7	-	-	TIM3_CH2	-	TIM8_ CH2	-	12S3_MCK	COMP5_OU T	I2C4_SDA	-	-	-	-	-	-	EVENT OUT
Port C	PC8	-	-	TIM3_CH3	-	TIM8_ CH3	-	TIM20_CH3	COMP7_OU T	I2C3_SCL		*	-	-	-	-	EVENT OUT
	PC9	-	-	TIM3_CH4	-	TIM8_ CH4	I2SCKIN	TIM8_ BKIN2	-<	I2C3_SDA	-	(0)	-	-	-	-	EVENT OUT
	PC10	-	-	-	-	TIM8_ CH1N	UART4_TX	SPI3_SCK/I 2S3_CK	USART3_TX	-	-			-	-	-	EVENT OUT
	PC11	-	-	-	-	TIM8_ CH2N	UART4_RX	SPI3_MISO	USART3_R X	I2C3_SDA	-	-		-	-	-	EVENT OUT
	PC12	-	TIM5_CH2	-	-	TIM8_C H3N	UART5_TX	SPI3_MOSI /I2S3_SD	USART3_C K	-	-	-	-	-	-	UCPD_ FRSTX	EVENT OUT
	PC13	-	-	TIM1_BKIN	-	TIM1_ CH1N	-	TIM8_CH4 N	-	-	-		-	-	-	-	EVENT OUT
	PC14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PC15	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT



777

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS_AF	LPTIM1/ TIM2/5/ 15/16/17	I2C3/ TIM1/2/3/4/5/8/1 5/20/ GPCOMP1	QUADSPI/ I2C3/4/SAI/ USB/ TIM8/15/20/GPC OMP3/ TSC	I2C1/2/3/ 4/ TIM1/8/1 6/17	QUADSPI/SP I1/2/3/4/12S2/ 3/ I2C4/ UART4/5/TIM 8/ Infrared	QUADSPI/S PI2/3/ I2S2/3/ TIM1/5/8/20 / Infrared	USART1/2/3 /CAN/ GPCOMP5/6 /7	I2C3/4/ UART4/5/L PUART1/G PCOMP1/2/ 3/4/5/6/7	CAN/ TIM1/8/1 5/CAN1/2	QUADSPI/TI M2/3/4/8/17	LPTIM1/ TIM1/8/C AN1/3	SDIO/FMC/ LPUART1/ SAI TIM1	SAI/OPAMP2	UART4/5/ SAI/ TIM2/15/ UCPD	EVENT
	PD0	-	-	-	0	-	-	TIM8_CH4 N	-	-	CAN1_R X	-	-	FMC_D2	-	-	EVENT OUT
	PD1	-	-	-	0	TIM8_ CH4	-	TIM8_BKIN	-	-	CAN1_T X	-	-	FMC_D3	-	-	EVENT OUT
	PD2	-	-	TIM3_ETR	-	TIM8_ BKIN	UART5_RX	-	-	-	-	-	-	-	-	-	EVENT OUT
	PD3	-	-	TIM2_CH1/TIM2 _ETR	-/	-		5 -	USART2_CT S	-	-	QUADSPI_B K2_NCS	-	FMC_CLK	-	-	EVENT OUT
	PD4	-	-	TIM2_CH2	-	-	-		USART2_RT S_DE	-	CAN1_R XFD	QUADSPI_B K2_IO0	-	FMC_NOE	-	-	EVENT OUT
	PD5	-	-	-		-		C	USART2_TX	-	CAN1_T XFD	QUADSPI_B K2_IO1	-	FMC_NWE	-	-	EVENT OUT
	PD6	-	-	TIM2_CH4	SAI_D1	-		-	USART2_ RX	X	CAN2_R XFD	QUADSPI_B K2_IO2	-	FMC_NWAIT	SAI_SD_A	-	EVENT OUT
٩	PD7	-	-	TIM2_CH3	-	-	-	-	USART2_ CK	1	-	QUADSPI_B K2_IO3	-	FMC_NCE/FM C_NE1	-	-	EVENT OUT
Port	PD8	-	-	-	-	-	-		USART3_TX	-		*	-	FMC_D13	-	-	EVENT OUT
	PD9	-	-	-	-	-	-	-	USART3_ RX		CAN2_R XFD		-	FMC_D14	-	-	EVENT OUT
	PD10	-	-	-	-	-	-	-	USART3_ CK	-	CAN2_T XFD			FMC_D15	-	-	EVENT OUT
	PD11	-	TIM5_ETR	-	-	I2C4_ SMBA	-	-	USART3_ CTS	-	-	-	4	FMC_A16	-	-	EVENT OUT
	PD12	-	-	TIM4_CH1	-	-	-	-	USART3_ RTS_DE		-	-	-	FMC_A17	-	-	EVENT OUT
	PD13	-	-	TIM4_CH2	-	-	-	-	-	-	-	-	-	FMC_A18	-	-	EVENT OUT
	PD14	-	-	TIM4_CH3	-	-	-	-	-	-	-	-	-	FMC_D0	-	-	EVENT OUT
	PD15	-	-	TIM4_CH4	-	-	-	SPI2_NSS	-	-	-	-	-	FMC_D1	-	-	EVENT OUT

Pinouts and pin description

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS_AF	LPTIM1/ TIM2/5/ 15/16/17	I2C3/ TIM1/2/3/4/5/8/1 5/20/ GPCOMP1	QUADSPI/ I2C3/4/SAI/ USB/ TIM8/15/20/GPC OMP3/ TSC	I2C1/2/3/ 4/ TIM1/8/1 6/17	QUADSPI/SP I1/2/3/4/I2S2/ 3/ I2C4/ UART4/5/TIM 8/ Infrared	QUADSPI/S PI2/3/ I2S2/3/ TIM1/5/8/20 / Infrared	USART1/2/3 /CAN/ GPCOMP5/6 /7	I2C3/4/ UART4/5/L PUART1/G PCOMP1/2/ 3/4/5/6/7	CAN/ TIM1/8/1 5/CAN1/2	QUADSPI/TI M2/3/4/8/17	LPTIM1/ TIM1/8/C AN1/3	SDIO/FMC/ LPUART1/ SAI TIM1	SAI/OPAMP2	UART4/5/ SAI/ TIM2/15/ UCPD	EVENT
	PE0	-	-	TIM4_ETR	TIM20_CH4N	TIM16_ CH1	-	TIM20_ETR	USART1_ TX	-	CAN1_R XFD	-	-	FMC_NBL0	-	-	EVENT OUT
	PE1	-	-	-		TIM17 CH1	-	TIM20_CH4	USART1_ RX	-	CAN1_T XFD	-	-	FMC_NBL1	-	-	EVENT OUT
	PE2	TRACECK	-	TIM3_CH1	SAI_CK1	-	SPI4_SCK	TIM20_CH1	-	-	-	-	-	FMC_A23	SAI_MCLK_A	-	EVENT OUT
	PE3	TRACED0	-	TIM3_CH2	-		SPI4_NSS	TIM20_CH2	-	-	-	-	-	FMC_A19	SAI_SD_B	-	EVENT OUT
	PE4	TRACED1	-	TIM3_CH3	SAI_D2	-	SPI4_NSS	TIM20_CH1 N	-	-	-	-	-	FMC_A20	SAI_FS_A	-	EVENT OUT
	PE5	TRACED2	-	TIM3_CH4	SAI_CK2	-	SPI4_MISO	TIM20_CH2 N	2	-	-	-	-	FMC_A21	SAI_SCK_A	-	EVENT OUT
	PE6	TRACED3	-	-	SAI_D1	-	SPI4_MOSI	TIM20_CH3 N	0.	X	-	-	-	FMC_A22	SAI_SD_A	-	EVENT OUT
ΗĒ	PE7	-	-	TIM1_ETR	-	-	-		-	1	-	-	-	FMC_D4	SAI_SD_B	-	EVENT OUT
Port	PE8	-	TIM5_CH3	TIM1_CH1N	-	-			-	-	(·)	*	-	FMC_D5	SAI_SCK_B	-	EVENT OUT
	PE9	-	TIM5_CH4	TIM1_CH1	-	-	-	-	-/-		-		-	FMC_D6	SAI_FS_B	-	EVENT OUT
	PE10	-	-	TIM1_CH2N	-	-	-	-	-	-	-	QUADSPI_ CLK		FMC_D7	SAI_MCLK_B	-	EVENT OUT
	PE11	-	-	TIM1_CH2	-	-	SPI4_NSS	-	-	-	-	QUADSPI_ BK1_NCS		FMC_D8	-	-	EVENT OUT
	PE12	-	-	TIM1_CH3N	-	-	SPI4_SCK	-	-		-	QUADSPI_ BK1_IO0	-	FMC_D9	-	-	EVENT OUT
	PE13	-	-	TIM1_CH3	-	-	SPI4_MISO	-	-	-	-	QUADSPI_ BK1_IO1	-	FMC_D10	-	-	EVENT OUT
	PE14	-	-	TIM1_CH4	-	-	SPI4_MOSI	TIM1_ BKIN2	-	-	-	QUADSPI_ BK1_IO2	-	FMC_D11	-	-	EVENT OUT
	PE15	-	-	TIM1_BKIN	-	-	-	TIM1_ CH4N	USART3_ RX	-	-	QUADSPI_ BK1_IO3	-	FMC_D12	-	-	EVENT OUT



777

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS_AF	LPTIM1/ TIM2/5/ 15/16/17	I2C3/ TIM1/2/3/4/5/8/1 5/20/ GPCOMP1	QUADSPI/ I2C3/4/SAI/ USB/ TIM8/15/20/GPC OMP3/ TSC	I2C1/2/3/ 4/ TIM1/8/1 6/17	QUADSPI/SP I1/2/3/4/I2S2/ 3/ I2C4/ UART4/5/TIM 8/ Infrared	QUADSPI/S PI2/3/ I2S2/3/ TIM1/5/8/20 / Infrared	USART1/2/3 /CAN/ GPCOMP5/6 /7	12C3/4/ UART4/5/L PUART1/G PCOMP1/2/ 3/4/5/6/7	CAN/ TIM1/8/1 5/CAN1/2	QUADSPI/TI M2/3/4/8/17	LPTIM1/ TIM1/8/C AN1/3	SDIO/FMC/ LPUART1/ SAI TIM1	SAI/OPAMP2	UART4/5/ SAI/ TIM2/15/ UCPD	EVENT
	PF0	-	-	-	.0	I2C2_ SDA	SPI2_NSS/I2 S2_WS	TIM1_CH3 N	-	-	-	-	-	-	-	-	EVENT OUT
	PF1	-	-	-	0		SPI2_SCK/I2 S2_CK	-	-	-	-	-	-	-	-	-	EVENT OUT
	PF2	-	-	TIM20_CH3	-	I2C2_ SMBA	-	-	-	-	-	-	-	FMC_A2	-	-	EVENT OUT
	PF3	-	-	TIM20_CH4	-	I2C3_ SCL		S -	-	-	-	-	-	FMC_A3	-	-	EVENT OUT
	PF4	-	-	COMP1_OUT	TIM20_CH1N	I2C3_ SDA	-		-	-	-	-	-	FMC_A4	-	-	EVENT OUT
	PF5	-	-	TIM20_CH2N		-		C	0	-	-	-	-	FMC_A5	-	-	EVENT OUT
	PF6	-	TIM5_ETR	TIM4_CH4	SAI_SD_B	I2C2_ SCL		TIM5_CH1	USART3_ RTS	X.	-	QUADSPI_ BK1_IO3	-	-	-	-	EVENT OUT
Ŧ	PF7	-	-	TIM20_BKIN	-	-	-	TIM5_CH2	-	1	-	QUADSPI_ BK1_IO2	-	FMC_A1	SAI_MCLK_B	-	EVENT OUT
Port	PF8	-	-	TIM20_BKIN2	-	-	-	TIM5_CH3	-	-		QUADSPI_ BK1_IO0	-	FMC_A24	SAI_SCK_B	-	EVENT OUT
	PF9	-	-	TIM20_BKIN	TIM15_CH1	-	SPI2_SCK	TIM5_CH4		-	-	QUADSPI_ BK1_IO1	-	FMC_A25	SAI_FS_B	-	EVENT OUT
	PF10	-	-	TIM20_BKIN2	TIM15_CH2	-	SPI2_SCK	-	-	-		QUADSPI_ CLK		FMC_A0	SAI_D3	-	EVENT OUT
	PF11	-	-	TIM20_ETR	-	-	-	-	-	-	-	-		FMC_NE4	-	-	EVENT OUT
	PF12	-	-	TIM20_CH1	-	-	-	-	-	- 4	-	-	-	FMC_A6	-	-	EVENT OUT
	PF13	-	-	TIM20_CH2	-	I2C4_ SMBA	-	-	-	-	-	-	-	FMC_A7	-	-	EVENT OUT
	PF14	-	-	TIM20_CH3	-	I2C4_ SCL	-	-	-	-	-	-	-	FMC_A8	-	-	EVENT OUT
	PF15	-	-	TIM20_CH4	-	I2C4_ SDA	-	-	-	-	-	-	-	FMC_A9	-	-	EVENT OUT

						Tab	le 12. Alt	ernate f	unction	(continu	ued)						
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS_AF	LPTIM1/ TIM2/5/ 15/16/17	I2C3/ TIM1/2/3/4/5/8/1 5/20/ GPCOMP1	QUADSPI/ I2C3/4/SAI/ USB/ TIM8/15/20/GPC OMP3/ TSC	I2C1/2/3/ 4/ TIM1/8/1 6/17	QUADSPI/SP I1/2/3/4/12S2/ 3/ I2C4/ UART4/5/TIM 8/ Infrared	QUADSPI/S PI2/3/ I2S2/3/ TIM1/5/8/20 / Infrared	USART1/2/3 /CAN/ GPCOMP5/6 /7	12C3/4/ UART4/5/L PUART1/G PCOMP1/2/ 3/4/5/6/7	CAN/ TIM1/8/1 5/CAN1/2	QUADSPI/TI M2/3/4/8/17	LPTIM1/ TIM1/8/C AN1/3	SDIO/FMC/ LPUART1/ SAI TIM1	SAI/OPAMP2	UART4/5/ SAI/ TIM2/15/ UCPD	EVENT
	PG0	-	-	TIM20_CH1N	0	-	-	-	-	-	-	-	-	FMC_A10	-	-	EVENT OUT
	PG1	-	-	TIM20_CH2N	9	>	-	-	-	-	-	-	-	FMC_A11	-	-	EVENT OUT
	PG2	-	-	TIM20_CH3N	-	4-	SPI1_SCK	-	-	-	-	-	-	FMC_A12	-	-	EVENT OUT
	PG3	-	-	TIM20_BKIN	-/	I2C4_ SCL	SPI1_MISO	TIM20_CH4 N	-	-	-	-	-	FMC_A13	-	-	EVENT OUT
	PG4	-	-	TIM20_BKIN2	-	I2C4_ SDA	SPI1_MOSI		-	-	-	-	-	FMC_A14	-	-	EVENT OUT
tod	PG5	-	-	TIM20_ETR		-	SPI1_NSS	C	0	LPUART1_ CTS	-	-	-	FMC_A15	-	-	EVENT OUT
	PG6	-	-	TIM20_BKIN	-	I2C3_ SMBA	N	-	0.	LPUART1_ RTS_DE	-	-	-	FMC_INT	-	-	EVENT OUT
	PG7	-	-	-	SAI_CK1	I2C3_ SCL	-	-	-	LPUART1_ TX	-	-	-	FMC_INT	SAI_MCLK_A	-	EVENT OUT
	PG8	-	-	-	-	I2C3_ SDA	-		-	LPUART1_ RX		%	-	FMC_NE3	-	-	EVENT OUT
	PG9	-	-	-	-	-	-	SPI3_SCK	USART1_TX		-		-	FMC_NCE/FM C_NE2	-	TIM15_C H1N	EVENT OUT
	PG10	MCO	-	-	-	-	-	-	-	-				-	-	-	-

5 Electrical characteristics

5.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

5.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A max$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$).

5.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25$ °C, $V_{DD} = V_{DDA} = 3$ V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

5.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

5.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 13.

5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 14*.





5.1.6 Power supply scheme

VBAT Backup circuitry (LSE, RTC, 1.55 - 3.6 V Backup registers) Power switch V_{CORE} n x VDD Regulator V_{DDIO} OUT Level shifter Kernel logic 10 n x 100 nF (CPU, Digital GPIOs logic & Memories) +1 x 4.7 µF n x VSS Reset block $V_{\underline{D}\underline{D}A}$ VDDA Temp. sensor PLL, HSI16, HSI48 VREF+ V_{REF} ADCs/ DACs/ VRFF+ Standby circuitry 10 nF (Wakeup logic, OPAMPs/ VREF-COMPs/ IWDG) VREFBUF VSSA MS60206V1

Figure 15. Power supply scheme


Caution:

Each power supply pair (V_{DD}/V_{SS} , V_{DDA}/V_{SSA} etc.) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.



5.1.7 Current consumption measurement

Figure 16. Current consumption measurement



The I_{DD_ALL} parameters given in *Table 20* to *Table 27* represent the total MCU consumption including the current supplying V_{DD} , V_{DDA} and V_{BAT} .

5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 13: Voltage characteristics*, *Table 14: Current characteristics* and *Table 15: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 qualification standard, extended mission profiles are available on demand.

Table 13. Voltage characteristics⁽¹⁾

Symbol	Ratings	Min	Max	Unit
V _{DD} - V _{SS}	External main supply voltage (including V_{DD} , V_{DDA} and V_{BAT})	-0.3	4.0	
	Input voltage on FT_xxx pins except FT_c pins	V _{SS} -0.3	min (V_{DD} , V_{DDA}) + $4.0^{(3)(4)}$	V
V _{IN} ⁽²⁾	Input voltage on FT_c pins	V _{SS}	5.0	
	Input voltage on TT_xx pins	V _{SS} -0.3	4.0	
	Input voltage on any other pins	V _{SS} -0.3	4.0	
$ \Delta V_{DDx} $	Variations between different V_{DDX} power pins of the same domain	-	50	mV
V _{SSx} -V _{SS}	Variations between all the different ground pins ⁽⁵⁾	-	50	1110

All main power (V_{DD}, V_{DDA}, V_{BAT}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

^{2.} V_{IN} maximum must always be respected. Refer to *Table 14: Current characteristics* for the maximum allowed injected current values.



- This formula has to be applied only on the power supplies related to the IO structure described in the pin definition table.
- 4. To sustain a voltage higher than 4 V the internal pull-up/pull-down resistors must be disabled.
- 5. Include VREF- pin.


Table 14. Current characteristics

Symbol	Ratings	Max	Unit
∑IV _{DD}	Total current into sum of all V _{DD} power lines (source) ⁽¹⁾	150	
ΣIV _{SS}	Total current out of sum of all V _{SS} ground lines (sink) ⁽¹⁾	150	
IV _{DD(PIN)}	Maximum current into each V _{DD} power pin (source) ⁽¹⁾	100	
IV _{SS(PIN)}	Maximum current out of each V _{SS} ground pin (sink) ⁽¹⁾	100	
	Output current sunk by any I/O and control pin except FT_f	20	
I _{IO(PIN)}	Output current sunk by any FT_f pin	20	mA
	Output current sourced by any I/O and control pin	20	
71	Total output current sunk by sum of all I/Os and control pins ⁽²⁾	100	
ΣI _{IO(PIN)}	Total output current sourced by sum of all I/Os and control pins ⁽²⁾	100	
I _{INJ(PIN)} (3)	Injected current on FT_xxx, TT_xx, NRST pins	-5/0 ⁽⁴⁾	1
Σ I _{INJ(PIN)}	Total injected current (sum of all I/Os and control pins) ⁽⁵⁾	±25	1

- All main power (V_{DD}, V_{DDA}, V_{BAT}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supplies, in the permitted range.
- This current consumption must be correctly distributed over all I/Os and control pins. The total output
 current must not be sunk/sourced between two consecutive power supply pins referring to high pin count
 LQFP packages.
- 3. Positive injection (when $V_{IN} > V_{DD}$) is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
- A negative injection is induced by VIN < VSS. IINJ(PIN) must never be exceeded. Refer also to Table 13: Voltage characteristics for the minimum allowed input voltage values.
- When several inputs are submitted to a current injection, the maximum ∑|I_{INJ(PIN)}| is the absolute sum of the negative injected currents (instantaneous values).

Table 15. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	°C
T _J	Maximum junction temperature	150	°C



5.3 Operating conditions

5.3.1 General operating conditions

Table 16. General operating conditions

Symbol	Parameter	Coi	nditions	Min	Max	Unit
f _{HCLK}	Internal AHB clock frequency		-	0	150	
f _{PCLK1}	Internal APB1 clock frequency		-	0	150	MHz
f _{PCLK2}	Internal APB2 clock frequency		-	0	150	
V _{DD}	Standard operating voltage		- C	1.71 ⁽¹⁾	3.6	V
		ADC	71	1.62	2.0	
		DAC 1 MSPS	or OPAMP used	1.8	3.6	
V_{DDA}	Analog supply voltage	DAC 15MSPS	or COMP used	TBD	3.6	V
▼ DDA	Training supply voltage	VREFBUF use	d	2.4		Ī ,
		ADC, DAC, OF VREFBUF not		0	3.6	
V _{BAT}	Backup operating voltage	X	- /	1.55	3.6	V
		TT_xx		-0.3	V _{DD} +0.3	
		FT_c		-0.3	5	
V _{IN}	I/O input voltage	All I/O except	ΓΤ_xx and FT_c	-0.3	MIN(MIN(V_{DD} , V_{DDA})+3.6 V, 5.5 V) ⁽²⁾⁽³⁾	V
		LQFP128	-	-	TBD	
		LQFP100	_	-	TBD	
		LQFP64	-	-	TBD	
_	Power dissipation at	LQFP48	-	-	TBD	Ī
P_{D}	$T_A = 80 ^{\circ}\text{C} \text{ for suffix } 3^{(4)}$	UFQFPN48	-	-	TBD	mW
		UFBGA100	-	-	TBD	
		TFBGA100	-	-	TBD	
		WLCSP81	-	-	TBD	
		LQFP128	-	-	TBD	
		LQFP100	-	-	TBD	
		LQFP64	-	-	TBD	
	Power dissipation at	LQFP48	-	-	TBD	DC\4/
P_{D}	$T_A = 125 ^{\circ}\text{C}$ for suffix $3^{(4)}$	UFQFPN48	-	-	TBD	mW
		UFBGA100	-	-	TBD	1
		TFBGA100	-	-	TBD	1
		WLCSP81	-	-	TBD	

Table 16. General operating conditions (continued)

Symbol	Parameter	Conditions	Min	Max	Unit	
	Ambient temperature for the	Maximum power dissipation	-40	85		
т	suffix 6 version	Low-power dissipation ⁽⁵⁾	-40	105	°C	
T _A	Ambient temperature for the	Maximum power dissipation	-40	125		
	suffix 3 version	Low-power dissipation ⁽⁵⁾	-40	130		
т	lunction tomporature range	Suffix 6 version	-40	105	°C	
T _J	Junction temperature range	Suffix 3 version	-40	130	٥	

- 1. When RESET is released functionality is guaranteed down to $V_{\mbox{\footnotesize{BOR0}}}$ Min.
- This formula has to be applied only on the power supplies related to the IO structure described by the pin definition table. Maximum I/O input voltage is the smallest value between MIN(V_{DD}, V_{DDIO2}, V_{DDUSB})+3.6 V and 5.5V.
- 3. For operation with voltage higher than Min (V_{DD}, V_{DDA}) +0.3 V, the internal Pull-up and Pull-Down resistors must be disabled
- If T_A is lower, higher PD values are allowed as long as TJ does not exceed T_{Jmax} (see Section 6.9: Thermal characteristics).
- In low-power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_{Jmax} (see Section 6.9: Thermal characteristics).



5.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 17* are derived from tests performed under the ambient temperature condition summarized in *Table 16*.

Table 17. Operating conditions at power-up / power-down

Symbol	Parameter	Conditions	Min	Max	Unit
+	V _{DD} rise time rate		0	8	us/V
t_{VDD}	V _{DD} fall time rate	-	10	8	μ5/ ν
+	V _{DDA} rise time rate		0	8	µs/V
^t ∨DDA	V _{DDA} fall time rate		10	8	μ5/ V

5.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 18* are derived from tests performed under the ambient temperature conditions summarized in *Table 16*: General operating conditions.

Table 18. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions ⁽¹⁾	Min	Тур	Max	Unit
t _{RSTTEMPO} ⁽²⁾	Reset temporization after BOR0 is detected	V _{DD} rising	TBD	TBD	TBD	μs
V _{BOR0} (2)	Brown-out reset threshold 0	Rising edge	TBD	TBD	TBD	V
VBOR0`	Brown-out reset threshold o	Falling edge	TBD	TBD	TBD	V
	Brown-out reset threshold 1	Rising edge	TBD	TBD	TBD	V
V _{BOR1}	Brown-out reset threshold 1	Falling edge	TBD	TBD	TBD	V
	Brown-out reset threshold 2	Rising edge	TBD	TBD	TBD	V
V _{BOR2}	Brown-out reset threshold 2	Falling edge	TBD	TBD	TBD	V
	Drown out roast throshold 2	Rising edge	TBD	TBD	TBD	V
V_{BOR3}	Brown-out reset threshold 3	Falling edge	TBD	TBD	TBD	V
\(\begin{align*} \text{\left} \text{\left} \text{\left}	Brown-out reset threshold 4	Rising edge	TBD	TBD	TBD	V
V _{BOR4}	Brown-out reset threshold 4	Falling edge	TBD	TBD	TBD	V
	Programmable voltage	Rising edge	TBD	TBD	TBD	V
V_{PVD0}	detector threshold 0	Falling edge	TBD	TBD	TBD	V
V	PVD threshold 1	Rising edge	TBD	TBD	TBD	V
V _{PVD1}	PVD threshold 1	Falling edge	TBD	TBD	TBD	V
V	DVD throubold 2	Rising edge	TBD	TBD	TBD	V
V _{PVD2}	PVD threshold 2	Falling edge	TBD	TBD	TBD	V
V	DVD throughold 2	Rising edge	TBD	TBD	TBD	V
V _{PVD3}	PVD threshold 3	Falling edge	TBD	TBD	TBD	V



Table 18. Embedded reset and power control block characteristics (continued)

Symbol	Parameter	Conditions ⁽¹⁾	Min	Тур	Max	Unit
V	PVD threshold 4	Rising edge	TBD	TBD	TBD	V
V _{PVD4}	F VD tillesiloid 4	Falling edge	TBD	TBD	TBD	V
V	PVD threshold 5	Rising edge	TBD	TBD	TBD	V
V _{PVD5}	FVD tillesiloid 5	Falling edge	TBD	TBD	TBD	V
V	PVD threshold 6	Rising edge	TBD	TBD	TBD	V
V _{PVD6}	F VD tillesiloid 0	Falling edge	TBD	TBD	TBD	V
V _{hyst_BORH0}	Hysteresis voltage of BORH0	Hysteresis in continuous mode	TBD	TBD	TBD	mV
, _		Hysteresis in other mode	TBD	TBD	TBD	
V _{hyst_BOR_PVD}	Hysteresis voltage of BORH (except BORH0) and PVD	\	TBD	TBD	TBD	mV
I _{DD} (BOR_PVD) ⁽²⁾	BOR ⁽³⁾ (except BOR0) and PVD consumption from V _{DD}	-	TBD	TBD	TBD	μΑ
V _{PVM1}	V _{DDUSB} peripheral voltage monitoring	_	TBD	TBD	TBD	٧
V	V _{DDA} peripheral voltage	Rising edge	TBD	TBD	TBD	V
V _{PVM3}	monitoring	Falling edge	TBD	TBD	TBD	V
V	V _{DDA} periph <mark>eral v</mark> oltage	Rising edge	TBD	TBD	TBD	٧
V_{PVM4}	monitoring	Falling edge	TBD	TBD	TBD	V
V _{hyst_PVM3}	PVM3 hysteresis	-	TBD	TBD	TBD	mV
V _{hyst_PVM4}	PVM4 hysteresis	-	TBD	TBD	TBD	mV
I _{DD} (PVM1/PVM2)	PVM1 and PVM2 consumption from V _{DD}	-	TBD	TBD	TBD	μΑ
(PVM3/PVM4)	PVM3 and PVM4 consumption from V _{DD}	-	TBD	TBD	TBD	μΑ

Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.

86/215 DS12712 Rev 0.1

^{2.} Guaranteed by design.

^{3.} BOR0 is enabled in all modes (except shutdown) and its consumption is therefore included in the supply current characteristics tables.

5.3.4 Embedded voltage reference


The parameters given in *Table 19* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 16: General operating conditions*.

Table 19. Embedded internal voltage reference

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{REFINT}	Internal reference voltage	-40 °C < T _A < +130 °C	TBD	TBD	TBD	V
t _{S_vrefint} (1)	ADC sampling time when reading the internal reference voltage	O	TBD (2)	TBD	TBD	μs
t _{start_vrefint}	Start time of reference voltage buffer when ADC is enable		TBD	TBD	TBD ⁽²⁾	μs
I _{DD} (V _{REFINTBUF})	V _{REFINT} buffer consumption from V _{DD} when converted by ADC		TBD	TBD	TBD ⁽²⁾	μΑ
ΔV_{REFINT}	Internal reference voltage spread over the temperature range	V _{DD} = 3 V	TBD	TBD	TBD ⁽²⁾	mV
T _{Coeff}	Average temperature coefficient	-40°C < T _A < +130°C	TBD	TBD	TBD ⁽²⁾	ppm/°C
A _{Coeff}	Long term stability	1000 hours, T = 25°C	TBD	TBD	TBD ⁽²⁾	ppm
V _{DDCoeff}	Average voltage coefficient	3.0 V < V _{DD} < 3.6 V	TBD	TBD	TBD ⁽²⁾	ppm/V
V _{REFINT_DIV1}	1/4 reference voltage		TBD	TBD	TBD	0.4
V _{REFINT_DIV2}	1/2 reference voltage	-	TBD	TBD	TBD	% V _{REFINT}
V _{REFINT_DIV3}	3/4 reference voltage		TBD	TBD	TBD	IXLI IINI

^{1.} The shortest sampling time can be determined in the application by multiple iterations.

^{2.} Guaranteed by design.



5.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code

The current consumption is measured as described in *Figure 16: Current consumption measurement*.

Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted with the minimum wait states number, depending on the f_{HCLK} frequency (refer to the table "Number of wait states according to CPU clock (HCLK) frequency" available in the RM0440 reference manual).
- When the peripherals are enabled f_{PCLK} = f_{HCLK}

The parameters given in *Table 20* to *Table 27* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 16: General operating conditions*.



Electrical characteristics



Table 20. Current consumption in Run and Low-power run modes, code with data processing running from Flash in single Bank, ART enable (Cache ON Prefetch OFF

		Condition	n				Тур					Max			
Symbol	Parameter	-	Voltage scaling	f _{HCLK}	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
		.0		26 MHz	3.80	3.95	4.4	5.1	6.35	TBD	TBD	TBD	TBD	TBD	
				16 MHz	2.40	2.55	3	3.7	4.95	TBD	TBD	TBD	TBD	TBD	
				8 MHz	1.30	1.45	1.9	2.55	3.8	TBD	TBD	TBD	TBD	TBD	
			Range 2	4 MHz	0.74	0.88	1.3	1.95	3.2	TBD	TBD	TBD	TBD	TBD	
	Supply current bypass mode I			2 MHz	0.45	0.59	1	1.65	2.9	TBD	TBD	TBD	TBD	TBD	
		£ _£		1 MHz	0.31	0.44	0.87	1.55	2.75	TBD	TBD	TBD	TBD	TBD	
		48 MHz included,		100 KHz	0.18	0.31	0.74	1.4	2.6	TBD	TBD	TBD	TBD	TBD	
IDD (Bun)		bypass mode PLL		150 MHz	24.50	25	25.5	26.5	28	TBD	TBD	TBD	TBD	TBD	mA
IDD (Rull)	in Run mode	MHz all		120 MHz	19.50	20	20.5	2 1.5	23	TBD	TBD	TBD	TBD	TBD	IIIA
		peripherals disable		80 MHz	13.50	13.5	14	15	16.5	TBD	TBD	TBD	TBD	TBD	
		disable		72 MHz	12.00	12	13	13.5	15	TBD	TBD	TBD	TBD	TBD	
			Range 1	64 MHz	10.50	11	11.5	12.5	14	TBD	TBD	TBD	TBD	TBD	
				48 MHz	8.25	8.5	9.1	10	11.5	TBD	TBD	TBD	TBD	TBD	
				32 MHz	5.55	5.75	6.35	7.15	8.7	TBD	TBD	TBD	TBD	TBD	
				24 MHz	4.20	4.4	5	5.8	7.3	TBD	TBD	TBD	TBD	TBD	
				16 MHz	2.90	3.1	3.65	4.45	5.95	TBD	TBD	TBD	TBD	TBD	

DS12712 Rev 0.1

Table 20. Current consumption in Run and Low-power run modes, code with data processing running from Flash in single Bank, ART enable (Cache ON Prefetch OFF (continued)

		Condition					Тур					Max			
Symbol	Parameter	_	Voltage scaling	f _{HCLK}	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
			2 MHz	395	575	1050	1800	3200	TBD	TBD	TBD	TBD	TBD		
		SYSCLK source is HSE in bypass mode	1 MHz	270	405	900	1650	3000	TBD	TBD	TBD	TBD	TBD		
	Supply current in Low-power run mode SYSCLK source is	all peripherals disab	ole	250 KHz	120	280	775	1500	2900	TBD	TBD	TBD	TBD	TBD	
IDD (LDBup)				62.5 KHz	110	250	740	1500	2850	TBD	TBD	TBD	TBD	TBD	μA
(LFRuii)				2 MHz	895	1050	1550	2250	3650	TBD	TBD	TBD	TBD	TBD	μΑ
		SYSCLK source is I	HSI16	1_MHz	760	920	1400	2150	3500	TBD	TBD	TBD	TBD	TBD	
		all peripherals disab	ole	250 KHz	630	805	1300	2050	3400	TBD	TBD	TBD	TBD	TBD	
				62.5 KHz	625	785	1250	2000	3400	TBD	TBD	TBD	TBD	TBD	





Table 21. Current consumption in Run and Low-power run modes, code with data processing running from Flash in dual bank, ART enable (Cache ON Prefetch OFF)

		Condi	tions				TYP					MAX ⁽¹⁾			
Symbol	Parameter	-	Voltage scaling	fHCLK	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
				26 MHz	3.80	3.95	4.4	5.1	6.35	TBD	TBD	TBD	TBD	TBD	
			0,	16 MHz	2.40	2.55	3	3.7	4.9	TBD	TBD	TBD	TBD	TBD	
				8 MHz	1.30	1.45	1.9	2.55	3.75	TBD	TBD	TBD	TBD	TBD	
			Range 2	4 MHz	0.75	0.88	1.3	1.95	3.2	TBD	TBD	TBD	TBD	TBD	
	DD Supply bypass n Current in Run mode above 48			2 MHz	0.45	0.59	1	1.65	2.9	TBD	TBD	TBD	TBD	TBD	
		f _{HCLK} = f _{HSE}		1 MHz	0.31	0.44	0.865	1.5	2.75	TBD	TBD	TBD	TBD	TBD	
		up to 48MHz included,		100 KHz	0.18	0.31	0.73	1.4	2.6	TBD	TBD	TBD	TBD	TBD	
IDD		bypass mode		150 MHz	24.50	25	25.5	26.5	28	TBD	TBD	TBD	TBD	TBD	mA
(Run)		above 48		120 MHz	19.50	20	20.5	21.5	23	TBD	TBD	TBD	TBD	TBD	
		MHz all peripherals		80 MHz	13.50	13.5	14	15	16.5	TBD	TBD	TBD	TBD	TBD	
		disable		72 MHz	12.00	12	13	13.5	15	TBD	TBD	TBD	TBD	TBD	
	dis		Range 1	64 MHz	10.50	11	11.5	12.5	14	TBD	TBD	TBD	TBD	TBD	
				48 MHz	8.30	8.5	9.15	10	11.5	TBD	TBD	TBD	TBD	TBD	
				32 MHz	5.55	5.75	6.35	7.2	8.7	TBD	TBD	TBD	TBD	TBD	
				24 MHz	4.25	4.45	5	5.8	7.3	TBD	TBD	TBD	TBD	TBD	
				16 MHz	2.90	3.1	3.65	4.45	5.9	TBD	TBD	TBD	TBD	TBD	

DS12712 Rev 0.1

STM32G473xB STM32G473xC STM32G473xE

Electrical characteristics

Table 21. Current consumption in Run and Low-power run modes, code with data processing running from Flash in dual bank, ART enable (Cache ON Prefetch OFF) (continued)

		Condi	tions				TYP					MAX ⁽¹⁾			
Symbol	Parameter	-	Voltage scaling	fHCLK	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
		SYSCLK source is HSE	2 MHz	415	575	1050	1800	3150	TBD	TBD	TBD	TBD	TBD		
			bypass mode	1_MHz	250	405	890	1650	3000	TBD	TBD	TBD	TBD	TBD	
		•		250 KHz	130	280	765	1500	2850	TBD	TBD	TBD	TBD	TBD	
IDD	Supply current in		4	62.5 KHz	97	245	735	1450	2850	TBD	TBD	TBD	TBD	TBD	
(LPRun)	Low-power			2 MHz	895	1050	1500	2250	3600	TBD	TBD	TBD	TBD	TBD	μA
	run mode SYSCLK source is HS all peripherals disable	ce is HSI16	1_MHz	765	910	1400	2100	3500	TBD	TBD	TBD	TBD	TBD		
		all peripherals	disable	250 KHz	665	810	1300	2000	3400	TBD	TBD	TBD	TBD	TBD	
				62.5 KHz	640	780	1250	2000	3350	TBD	TBD	TBD	TBD	TBD	

^{1.} Guaranteed by characterization results, unless otherwise specified.





Table 22. Current consumption in Run and Low-power run modes, code with data processing running from Flash in single bank, ART disable

		Conditio	n				Тур					Max			
Symbol	Parameter	-	Voltage scaling	f _{HCLK}	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
				26 MHz	3.65	3.85	4.3	5	6.25	TBD	TBD	TBD	TBD	TBD	
				16 MHz	2.75	2.9	3.35	4.05	5.3	TBD	TBD	TBD	TBD	TBD	
				8 MHz	1.45	1.6	2.05	2.75	3.95	TBD	TBD	TBD	TBD	TBD	
			Range 2	4 MHz	0.83	0.97	1.4	2.05	3.3	TBD	TBD	TBD	TBD	TBD	
	DD (Run) Supply current in Run mode to 48 Mincluded mode P above 4			2 MHz	0.50	0.635	1.05	1.7	2.95	TBD	TBD	TBD	TBD	TBD	
				1 MHz	0.33	0.46	0.895	1.55	2.8	TBD	TBD	TBD	TBD	TBD	
		f _{HCLK} = f _{HSE} up to 48 MHz		100 KHz	0.18	0.315	0.74	1.4	2.65	TBD	TBD	TBD	TBD	TBD	
IDD (Run)		included, bypass mode PLL ON		150 MHz	18.50	19	19.5	20.5	22	TBD	TBD	TBD	TBD	TBD	mA
IDD (Itali)		above 48 MHz		120 MHz	16.50	17	17.5	18.5	20	TBD	TBD	TBD	TBD	TBD	
		all peripherals disable		80 MHz	13.00	13.5	14	15	16.5	TBD	TBD	TBD	TBD	TBD	
				72 MHz	12.00	12	12.5	13.5	15	TBD	TBD	TBD	TBD	TBD	
			Range 1	64 MHz	10.50	10.5	11.5	12	14	TBD	TBD	TBD	TBD	TBD	
				48 MHz	8.10	8.4	9	9.8	11.5	TBD	TBD	TBD	TBD	TBD	
				32 MHz	6.45	6.65	7.3	8.15	9.65	TBD	TBD	TBD	TBD	TBD	
			24 MHz	4.90	5.1	5.7	6.55	8.05	TBD	TBD	TBD	TBD	TBD		
				16 MHz	3.35	3.55	4.1	4.95	6.45	TBD	TBD	TBD	TBD	TBD	

DS12712 Rev 0.1

STM32G473xB STM32G473xC STM32G473xE

Electrical characteristics

Table 22. Current consumption in Run and Low-power run modes, code with data processing running from Flash in single bank, ART disable (continued)

		Conditio	n				Тур					Max			
Symbol	Parameter	-	Voltage scaling	f _{HCLK}	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
				2 MHz	440	640	1150	1850	3250	TBD	TBD	TBD	TBD	TBD	
	SYSCLK source is H in bypass mode all peripherals disable Supply current in Low-power run mode SYSCLK source is H in bypass mode all peripherals disable SYSCLK source is H all peripherals disable	SHSE	1_MHz	300	440	930	1650	3050	TBD	TBD	TBD	TBD	TBD		
		7 '	able	250 KHz	135	285	780	1500	2900	TBD	TBD	TBD	TBD	TBD	
				62.5 KHz	91	255	745	1500	2850	TBD	TBD	TBD	TBD	TBD	
IDD (LPRun)				2 MHz	915	1100	1600	2350	3700	TBD	TBD	TBD	TBD	TBD	μΑ
		SYSCLK source is	s HSI16	1 MHz	785	945	1400	2150	3550	TBD	TBD	TBD	TBD	TBD	
		all peripherals disa	able	250 KHz	700	825	1300	2050	3400	TBD	TBD	TBD	TBD	TBD	
				62.5 KHz	670	790	1250	2000	3400	TBD	TBD	TBD	TBD	TBD	



Electrical characteristics

Table 23. Current consumption in Run and Low-power run modes, code with data processing running from Flash in dual bank, ART disable

		Condit	tions				TYP					MAX ⁽¹⁾			
Symbol	Parameter	-	Voltage scaling	fHCLK	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
				26 MHz	3.35	3.5	3.95	4.65	5.9	TBD	TBD	TBD	TBD	TBD	
			0,	16 MHz	2.65	2.8	3.25	3.95	5.15	TBD	TBD	TBD	TBD	TBD	
				8 MHz	1.40	1.55	2	2.65	3.9	TBD	TBD	TBD	TBD	TBD	
			Range 2	4 MHz	0.80	0.935	1.35	2	3.25	TBD	TBD	TBD	TBD	TBD	
	DD Supply b current in Run) Run mode			2 MHz	0.48	0.615	1.05	1.7	2.9	TBD	TBD	TBD	TBD	TBD	
		f _{HCLK} = f _{HSE}		1 MHz	0.33	0.45	0.88	1.55	2.75	TBD	TBD	TBD	TBD	TBD	
		up to 48MHz included,		100 KHz	0.18	0.31	0.735	1.4	2.6	TBD	TBD	TBD	TBD	TBD	
IDD		bypass mode PLL ON		150 MHz	16.00	16.5	17	18	19.5	TBD	TBD	TBD	TBD	TBD	mA
(Run)		above 48		120 MHz	14.50	15	15.5	16.5	18	TBD	TBD	TBD	TBD	TBD	ША
		MHz all peripherals		80 MHz	12.00	12	12.5	13.5	15	TBD	TBD	TBD	TBD	TBD	
		disable		72 MHz	10.50	11	11.5	12.5	14	TBD	TBD	TBD	TBD	TBD	
			Range 1	64 MHz	9.45	9.7	10.5	11	12.5	TBD	TBD	TBD	TBD	TBD	
				48 MHz	7.35	7.6	8.15	9.05	10.5	TBD	TBD	TBD	TBD	TBD	
				32 MHz	6.15	6.4	7	7.85	9.35	TBD	TBD	TBD	TBD	TBD	
				24 MHz	4.70	4.9	5.5	6.3	7.8	TBD	TBD	TBD	TBD	TBD	
				16 MHz	3.20	3.4	3.95	4.8	6.25	TBD	TBD	TBD	TBD	TBD	

Electrical characteristics

Table 23. Current consumption in Run and Low-power run modes, code with data processing running from Flash in dual bank, ART disable (continued)

		Condit	tions				TYP					MAX ⁽¹⁾			
Symbol	Parameter	-	Voltage scaling	fHCLK	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
			0	2 MHz	455	610	1100	1850	3200	TBD	TBD	TBD	TBD	TBD	
	SYSCLK source is HSE in bypass mode		1_MHz	270	420	910	1650	3000	TBD	TBD	TBD	TBD	TBD		
	a	all peripherals		250 KHz	130	280	770	1500	2850	TBD	TBD	TBD	TBD	TBD	
IDD	Supply			62.5 KHz	99	250	735	1450	2850	TBD	TBD	TBD	TBD	TBD	
(LPRun)	DD current in _PRun) Low-power			2 MHz	935	1100	1550	2300	3650	TBD	TBD	TBD	TBD	TBD	μA
	run mode	SYSCLK source	ce is HSI16	1_MHz	785	930	1400	2150	3500	TBD	TBD	TBD	TBD	TBD	
	1 1 2	all peripherals	disable	250 KHz	670	815	1300	2000	3350	TBD	TBD	TBD	TBD	TBD	
	all			62.5 KHz	640	785	1250	2000	3350	TBD	TBD	TBD	TBD	TBD	

^{1.} Guaranteed by characterization results, unless otherwise specified.



ST RESTRICTED - SUBJECT TO NON-DISCLOSURE AGREEMENT - DO NOT COPY



Table 24. Current consumption in Run and Low-power run modes, code with data processing running from SRAM1

		Condi	tions		-		TYP					MAX ⁽¹⁾			
Symbol	Parameter	-	Voltage scaling	fHCLK	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
				26 MHz	3.35	3.5	3.95	4.65	5.9	TBD	TBD	TBD	TBD	TBD	
			0,	16 MHz	2.15	2.3	2.75	3.4	4.65	TBD	TBD	TBD	TBD	TBD	
				8 MHz	1.15	1.3	1.75	2.4	3.65	TBD	TBD	TBD	TBD	TBD	
		Range 2	4 MHz	0.68	0.81	1.25	1.9	3.1	TBD	TBD	TBD	TBD	TBD		
		f _{HCLK} = f _{HSE}		2 MHz	0.42	0.555	0.98	1.65	2.85	TBD	TBD	TBD	TBD	TBD	
				1 MHz	0.29	0.425	0.85	1.5	2.7	TBD	TBD	TBD	TBD	TBD	
IDD(Run)		bypass mode PLL ON		100 KHz	0.18	0.305	0.73	1.4	2.6	TBD	TBD	TBD	TBD	TBD	mA
IDD(IXuII)	Run mode	above 48		80 MHz	21.50	22	22.5	23.5	25	TBD	TBD	TBD	TBD	TBD	111/4
		MHz all peripherals		72 MHz	17.50	17.5	18.5	19	21	TBD	TBD	TBD	TBD	TBD	
		disable		64 MHz	12.00	12	12.5	13.5	15	TBD	TBD	TBD	TBD	TBD	
	uisai		Range 1	48 MHz	10.50	11	11.5	12.5	14	TBD	TBD	TBD	TBD	TBD	
				32 MHz	9.50	9.7	10.5	11	12.5	TBD	TBD	TBD	TBD	TBD	
				24 MHz	7.35	7.6	8.2	9.05	10.5	TBD	TBD	TBD	TBD	TBD	
				16 MHz	4.95	5.15	5.75	6.55	8.05	TBD	TBD	TBD	TBD	TBD	

Electrical characteristics

Table 24. Current consumption in Run and Low-power run modes, code with data processing running from SRAM1 (continued)

		Condit	tions				TYP					MAX ⁽¹⁾			
Symbol	Parameter	-	Voltage scaling	fhcLK	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
			0	2 MHz	365	515	1000	1750	3100	TBD	TBD	TBD	TBD	TBD	
		SYSCLK source in bypass mod		1_MHz	220	365	860	1600	2950	TBD	TBD	TBD	TBD	TBD	
	Cumple	all peripherals		250 KHz	110	255	750	1500	2850	TBD	TBD	TBD	TBD	TBD	
IDD	Supply current in		4	62.5 KHz	84	230	720	1450	2800	TBD	TBD	TBD	TBD	TBD	
(LPRun)	Low-power run mode			2 MHz	850	1000	1450	2200	3550	TBD	TBD	TBD	TBD	TBD	μA
	Turrinouc	1_MHz	735	880	1350	2100	3450	TBD	TBD	TBD	TBD	TBD			
		all peripherals	disable	250 KHz	650	790	1250	2000	3350	TBD	TBD	TBD	TBD	TBD	
				62.5 KHz	630	765	1250	1950	3350	TBD	TBD	TBD	TBD	TBD	
1. Guaranteed by characterization results, unless otherwise specified.															

^{1.} Guaranteed by characterization results, unless otherwise specified.



ST RESTRICTED - SUBJECT TO NON-DISCLOSURE AGREEMENT - DO NOT COPY



Table 25. Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART enable (Cache ON Prefetch OFF)

Symbol	Parameter	Condi	T	Code	TYP Single Bank Mode	TYP Dual Bank Mode	Unit	TYP Single Bank Mode	TYP Dual Bank Mode	Unit	
		-	Voltage scaling		25°C	25°C		25°C	25°C		
			9	Reduced code ⁽¹⁾	3.80	3.8		146	146		
			Range2	Coremark	3.75	3.8		144	146		
			f _{HCLK} =26MHz	Dhrystone2.1	3.75	3.8	mA	144	146	µA/MHz	
		f _{HCLK} =f _{HSE} up to 48 MHZ		Fibonacci	4.55	4.25		175	163		
IDD	Supply	included, bypass		While ⁽¹⁾	3.25	4		125	154		
(Run)	n) Current in mode PLL ON Run mode above 48 MHz all peripherals		Reduced code ⁽¹⁾	24.5	24.5		163	163			
		peripherals disable	Range 1	Coremark	24.50	24		163	160		
			f _{HCLK} = 150 MHz	Dhrystone2.1	24.50	24.5	mA	163	163	μΑ/MHz	
				Fibonacci	30.00	28.5		200	190		
				While ⁽¹⁾	21.00	26.5	0	140	177		
				Reduced code ⁽¹⁾	895	895		448	448		
I _{DD}	Supply current in	SYSCLK source is	HSI16	Coremark	860	900		430	450		
(LPRun)	Low-power	f = 2 MHz	Dhrystone2.1	870	895	μA	435	448	µA/MHz		
	run			Fibonacci	960	950		480	475		
				While ⁽¹⁾	880	925		440	463		

^{1.} Reduced code used for characterization results provided in *Table 20, Table 22, Table 24*.

DS12712 Rev 0.1

Electrical characteristics

Table 26. Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART disable

Symbol	Parameter	Cond	ditions	Code	TYP Single Bank Mode	TYP Dual Bank Mode	Unit	TYP Single Bank Mode	TYP Dual Bank Mode	Unit
		-	Voltage scaling		25°C	25°C		25°C	25°C	
			0.7	Reduced code ⁽¹⁾	3.65	3.35		140	129	
				Coremark	3.60	3.25		138	125	
		f _{HCLK} = f _{HSE} up	Range 2 f _{HCLK} = 26 MHz	Dhrystone2.1	3.70	3.3	mA	142	127	μΑ/MHz
	I _{DD} (Run) Supply current in Run mode to 48 M periph	to 48 MHZ	HOLK	Fibonacci	3.45	2.95		133	113	
Inn (Run)		bypass mode PLL ON above 48 MHz all peripherals		While ⁽¹⁾	3.35	2.8		129	108	
IDD (IXIII)				Reduced code ⁽¹⁾	18.50 16.00			123	107	
					Danasa	Coremark	18.00	15.50		120
		disable	Range 1 f _{HCLK} = 150 MHz	Dhrystone2.1	18.50	16.00	mA	123	107	μΑ/MHz
			I I I I I I I I I I I I I I I I I I I	Fibonacci	16.00	14.00		107	93	
				While ⁽¹⁾	21.50	13.00		143	87	
				Reduced code ⁽¹⁾	915	935	3	458	468	
	$\begin{array}{c c} DD & current in \\ I DD & f_{HCLK} = 2 \text{ MHz} \end{array}$	SYSCLK source	is HSI16	Coremark 975 940		488	470			
I _{DD} (LPRun)		f _{HCLK} = 2 MHz		Dhrystone2.1	980	935	μA	490	468	μΑ/MHz
	run	all peripherals di	sadie	Fibonacci	965	5 940		483	470	
			While ⁽¹⁾	915	935		458	468		

^{1.} Reduced code used for characterization results provided in *Table 20*, *Table 22*, *Table 24*.



ST RESTRICTED - SUBJECT TO NON-DISCLOSURE AGREEMENT - DO NOT COPY



Table 27. Typical current consumption in Run and Low-power run modes, with different codes running from SRAM1

		Conditions			TYP		TYP				
Symbol	Parameter	-	Voltage scaling	Code	25°C	Unit	25°C	Unit			
				Reduced code ⁽¹⁾	3.35		129				
			Range2	Coremark	3.45		133				
			f _{HCLK} =26 M	Dhrystone2.1	3.35	mA	129	μΑ/MHz			
		f f	Hz	Fibonacci	3.35		129				
IDD (Pun)	IDD (Run) Supply current in Run mode PLL C	f _{HCLK} = f _{HSE} up to 48 MHZ included, bypass mode PLL ON above 48 MHz all peripherals disable	~	While ⁽¹⁾	3.50		135				
(Rull)				Reduced code ⁽¹⁾	21.50		143				
		ponphoraio diodolo	Range 1	Coremark	22.50		150				
			Boost Mode f _{HCLK} = 150	Dhrystone2.1	21.50	mA	143	μA/MHz			
			MHz	Fibonacci	22.50		150				
				While ⁽¹⁾	19.50		130				
				Reduced code ⁽¹⁾	850		425				
100			Coremark		870		435				
IDD (LPRun)	Cappi, carrett in Index index			Dhrystone2.1	850	μA	425	μΑ/MHz			
				Fibonacci	865		433				
				While ⁽¹⁾	825		413				

^{1.} Reduced code used for characterization results provided in *Table 20*, *Table 22*, *Table 24*.

Table 28. Current consumption in Sleep and Low-power mode Flash ON
--

		Condition	1				Тур					Max			
Symbol	Parameter	-	Voltage scaling	f _{HCLK}	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
				26 MHz	1.05	1.2	1.65	2.3	3.55	TBD	TBD	TBD	TBD	TBD	
		.0		16 MHz	0.74	0.88	1.3	2	3.2	TBD	TBD	TBD	TBD	TBD	
				8 MHz	0.46	0.6	1.05	1.7	2.9	TBD	TBD	TBD	TBD	TBD	
			Range 2	4 MHz	0.32	0.45	0.88	1.55	2.75	TBD	TBD	TBD	TBD	TBD	
		f _{HCLK} = f _{HSE} up to 48 MHz included, bypass		2 MHz	0.24	0.375	0.8	1.45	2.65	TBD	TBD	TBD	TBD	TBD	
				1 MHz	0.21	0.335	0.76	1.4	2.65	TBD	TBD	TBD	TBD	TBD	
				100 KHz	0.17	0.3	0.725	1.35	2.6	TBD	TBD	TBD	TBD	TBD	
IDD (Sleep)	Supply current			150 MHz	5.50	5.7	6.25	7.1	8.6	TBD	TBD	TBD	TBD	TBD	mA
(Sieep)	in Run mode	mode PLL ON above 48 MHz all		120 MHz	4.50	4.7	5.25	6.05	7.55	TBD	TBD	TBD	TBD	TBD	ША
		peripherals disable		80 MHz	3.15	3.35	3.9	4.7	6.15	TBD	TBD	TBD	TBD	TBD	
				72 MHz	2.90	3.05	3.6	4.4	5.85	TBD	TBD	TBD	TBD	TBD	
			Range 1	64 MHz	2.60	2.8	3.3	4.1	5.6	TBD	TBD	TBD	TBD	TBD	
			r tallige i	48 MHz	2.20	2.4	2.95	3.8	5.25	TBD	TBD	TBD	TBD	TBD	
				32 MHz	1.50	1.7	2.25	3.05	4.5	TBD	TBD	TBD	TBD	TBD	
				24 MHz	1.20	1.35	1.9	2.7	4.2	TBD	TBD	TBD	TBD	TBD	
				16 MHz	0.88	1.05	1.6	2.4	3.85	TBD	TBD	TBD	TBD	TBD	



ST RESTRICTED - SUBJECT TO NON-DISCLOSURE AGREEMENT - DO NOT COPY

Table 28, Current consumption in Sleep and Low-power mode Flash ON (continued)

T					•					. `					
		Condition					Тур					Max			
Symbol	Parameter	_	Itage aling	f _{HCLK}	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
				2 MHz	175	325	820	1550	2900	TBD	TBD	TBD	TBD	TBD	
	SYSCLK source is HSE in bypass mode		1_MHz	130	280	770	1500	2850	TBD	TBD	TBD	TBD	TBD	uА	
	Supply current	all peripherals disable		250 KHz	97	250	735	1500	2850	TBD	TBD	TBD	TBD	TBD	μΑ
				62.5 KHz	89	240	730	1450	2850	TBD	TBD	TBD	TBD	TBD	
IDD (LPRun)	in Low-power run mode			2 MHz	655	800	1300	2000	3350	TBD	TBD	TBD	TBD	TBD	
		SYSCLK source is HSI16 all peripherals disable	6	1_MHz	645	790	1250	2000	3350	TBD	TBD	TBD	TBD	TBD	uА
				250 KHz	635	775	1250	2000	3350	TBD	TBD	TBD	TBD	TBD	μΑ
				62.5 KHz	635	775	1250	2000	3350	TBD	TBD	TBD	TBD	TBD	

Table 29. Current consumption in low-power sleep modes, Flash in power-down

		Condi	tion				Тур		6			Max			
Symbol	Parameter	-	Voltage scaling	f _{HCLK}	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
				2 MHz	160	310	805	1550	2900	TBD	TBD	TBD	TBD	TBD	
		SYSCLK source is HS in bypass mode		1_MHz	120	265	760	1500	2850	TBD	TBD	TBD	TBD	TBD	
	all peripherals		250 KHz	85	235	725	1450	2800	TBD	TBD	TBD	TBD	TBD		
IDD	Supply current in power sleep mode		62	62.5 KHz	78	225	715	1450	2800	TBD	TBD	TBD	TBD	TBD	
(LPSleep)		power sleep ode	2 MHz	645	780	1250	2000	3350	TBD	TBD	TBD	TBD	TBD	mA	
			1_MHz	630	770	1250	2000	3350	TBD	TBD	TBD	TBD	TBD		
	all peripherals disable	disable	250 KHz	625	765	1250	1950	3350	TBD	TBD	TBD	TBD	TBD		
		62	62.5 KHz	620	760	1250	1950	3350	TBD	TBD	TBD	TBD	TBD		

Symbol	Parameter	Conditions				TYP					MAX ⁽¹⁾			Unit			
Symbol	Parameter	-	V DD	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C				
	0		1.8 V	46	165	570	1200	2350	TBD	TBD	TBD	TBD	TBD				
IDD	Supply current in Stop 1	RTC disabled	2.4 V	46	165	570	1200	2350	TBD	TBD	TBD	TBD	TBD				
(Stop 1)	mode, RTC disabled	INTO disabled	3.0 V	47	170	575	1200	2350	TBD	TBD	TBD	TBD	TBD				
	aloabloa	9	3.6 V	46.50	170	575	1200	2400	TBD	TBD	TBD	TBD	TBD				
			1.8 V	46.50	165	570	1200	2350	TBD	TBD	TBD	TBD	TBD				
		RTC clocked by LSI	2.4 V	47.50	165	570	1200	2350	TBD	TBD	TBD	TBD	TBD				
		TATO GIOGREU BY LOT	3.0 V	48	170	575	1200	2350	TBD	TBD	TBD	TBD	TBD				
		ent pro cleaked by LSE	3.6 V	47.50	170	580	1200	2400	TBD	TBD	TBD	TBD	TBD	μA			
	Supply current			1.8 V	47	160	545	1150	2300	TBD	TBD	TBD	TBD	TBD	"		
IDD (Stop 1	in Stop 1	RTC clocked by LSE bypassed at 32768	2.4 V	47	160	545	1150	2300	TBD	TBD	TBD	TBD	TBD				
with RTC)			•	mode, RIC	Hz	3.0 V	47.50	160	545	1150	2300	TBD	TBD	TBD	TBD	TBD	
			3.6 V	48	160	550	1150	2300	TBD	TBD	TBD	TBD	TBD				
			1.8 V	47	160	555	1150	-	TBD	TBD	TBD	TBD	TBD				
		RTC clocked by LSE guartz in low drive	2.4 V	47	160	555	1150	-	TBD	TBD	TBD	TBD	TBD				
		mode at 32768 Hz	3.0 V	47	160	555	1150	-	TBD	TBD	TBD	TBD	TBD				
			3.6 V	47.50	160	560	1150	-	TBD	TBD	TBD	TBD	TBD				
IDD	Supply current	Wakeup clock	3.0 V	TBD	-	-	-	-	TBD	TBD	TBD	TBD	TBD				
(wakeup from Stop 1 mode	HSI6 = 4 MHz, (HPRE = 4),	3.0 V	TBD	-	-	-	-	TBD	TBD	TBD	TBD	TBD	mA				



^{1.} Guaranteed by characterization results, unless otherwise specified.

ST RESTRICTED - SUBJECT TO NON-DISCLOSURE AGREEMENT

Table 31. Current consumption in Stop 0 mode

Symbol	Doromotor	Condit	ions			TYP					MAX ⁽¹⁾			Unit	
Symbol	Parameter	-	VDD	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit	
			1.8 V	155	280	690	1350	2550	TBD	TBD	TBD	TBD	TBD		
IDD(Stop 0)	Supply current in Stop 0 mode, - RTC disabled	in Stop 0 mode, -		2.4 V	155	280	695	1350	2550	TBD	TBD	TBD	TBD	TBD	
IDD(Stop 0)			' '	-	3 V	155	280	695	1350	2550	TBD	TBD	TBD	TBD	TBD
			3.6 V	160	285	695	1350	2550	TBD	TBD	TBD	TBD	TBD ⁽²⁾		

- 1. Guaranteed by characterization results, unless otherwise specified.
- 2. Guaranteed by test in production.

Table 32. Current consumption in Standby mode

Symbol	Parameter	Conditio	ns	0	0	TYP					MAX	(1)		Unit
Symbol	Parameter	-	VDD	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
			1.8 V	99	305	1600	4700	13000	TBD	TBD	TBD	TBD	TBD	
		No	2.4 V	110	355	1850	5500	15000	TBD	TBD	TBD	TBD	TBD	
Supply current in Standby IDD mode (backup registers	Cumply ourrant in Standby	independent watchdog	3 V	130	425	2200	6500	17500	TBD	TBD	TBD	TBD	TBD	
		3.6 V	195	585	2850	8050	21500	TBD	TBD	TBD	TBD	TBD	nA	
(Standby)	(Standby) retained),		1.8 V	295	-	-	-	-	TBD	TBD	TBD	TBD	TBD	IIA
RTC disabled	With	2.4 V	370	-	-	-	-	TBD	TBD	TBD	TBD	TBD		
		independent watchdog	3 V	435	-	-	-	-	TBD	TBD	TBD	TBD	TBD	
			3.6 V	550	-	-	-	-	TBD	TBD	TBD	TBD	TBD	

Table 32. Current consumption in Standby mode (continued)								
	Conditions	TYP						

Symbol	Parameter	Conditions		TYP						MAX ⁽¹⁾					
	rarameter	-	V DD	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit	
		DTO als also d	1.8 V	540	750	2050	5100	13000	TBD	TBD	TBD	TBD	TBD		
		RTC clocked by LSI, no	2.4 V	700	945	2450	6050	15500	TBD	TBD	TBD	TBD	TBD		
		independent watchdog	3 V	880	1200	2950	7200	18500	TBD	TBD	TBD	TBD	TBD		
		Hatoridag	3.6 V	1150	1500	3750	8950	22500	TBD	TBD	TBD	TBD	TBD	nA	
		RTC clocked	1.8 V	575	-	-	-	-	TBD	TBD	TBD	TBD	TBD		
		by LSI, with	2.4 V	760	-	-	-	-	TBD	TBD	TBD	TBD	TBD		
IDD (Standby with RTC)	Supply current in Standby mode (backup registers retained), RTC enabled	independent watchdog	3 V	955	-	ı	-	-	TBD	TBD	TBD	TBD	TBD		
			3.6 V	1200	-(ı	-	-	TBD	TBD	TBD	TBD	TBD		
		RTC clocked by LSE bypassed at 32768 Hz	1.8 V	425	625	1900	4900	13000	TBD	TBD	TBD	TBD	TBD	nA	
			2.4 V	575	820	2300	5850	15500	TBD	TBD	TBD	TBD	TBD		
			3 V	755	1050	2800	6950	18000	TBD	TBD	TBD	TBD	TBD		
			3.6 V	1000	1400	3550	8700	22000	TBD	TBD	TBD	TBD	TBD		
		RTC clocked by LSE quartz ⁽²⁾ in low drive	1.8 V	260	500	1800	4600	12500	TBD	TBD	TBD	TBD	TBD		
			2.4 V	335	625	2200	5300	14500	TBD	TBD	TBD	TBD	TBD		
			3 V	485	825	2700	6250	17000	TBD	TBD	TBD	TBD	TBD		
		mode	3.6 V	730	1200	3600	7800	21000	TBD	TBD	TBD	TBD	TBD		
			1.8 V	266	645	2300	5300	12000	TBD	TBD	TBD	TBD	TBD	nA	
IDD (SRAM2) ⁽³⁾	Supply current to be added in Standby mode when SRAM2 is retained	-	2.4 V	255	645	2300	5500	12000	TBD	TBD	TBD	TBD	TBD		
			3 V	260	675	2300	5500	12000	TBD	TBD	TBD	TBD	TBD		
			3.6 V	260	665	2300	5450	12000	TBD	TBD	TBD	TBD	TBD		



ST RESTRICTED - SUBJECT TO NON-DISCLOSURE

DO NOT COPY

Table 32. Current consumption in Standby mode (continued)

Symbol	Parameter	Conditions		ТҮР						MAX ⁽¹⁾					
		-	V DD	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit	
	Supply current during wakeup from Standby mode	Wakeup clock is HSI16 = 16 MHz ⁽⁴⁾	3 V	TBD	-	-	-	-	TBD	TBD	TBD	TBD	TBD	mA	

- 1. Guaranteed by characterization results, unless otherwise specified.
- 2. Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.
- 3. The supply current in Standby with SRAM2 mode is: IDD_ALL(Standby) + IDD_ALL(SRAM2). The supply current in Standby with RTC with SRAM2 mode is: IIDD_ALL(Standby + RTC) + IDD_ALL(SRAM2).
- 4. Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in *Table 36: Low-power mode wakeup timings*.

Table 33. Current consumption in Shutdown mode

Symbol	Parameter -	Conditi				TYP	×		MAX ⁽¹⁾								
		-	VDD	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit			
IDD (Shutdown)	Supply current in Shutdown mode (backup registers retained) RTC disabled					1.8 V	15	160	1100	3450	10500	TBD	TBD	TBD	TBD	TBD	
			2.4 V	23	195	1300	4050	12000	TBD	TBD	TBD	TBD	TBD	^			
		registers	-	3 V	40	250	1550	4850	14500	TBD	TBD	TBD	TBD	TBD	nA		
			3.6 V	94	395	2100	6250	18000	TBD	TBD	TBD	TBD	TBD				

DS12712 Rev 0.1

Table 33. Current consumption in Shutdown mode (continued)

Symbol	Parameter	Conditions				TYP			MAX ⁽¹⁾					
		-	V DD	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
		RTC	1.8 V	345	485	1400	3750	10500	TBD	TBD	TBD	TBD	TBD	
		clocked by LSE	2.4 V	490	660	1750	4450	12500	TBD	TBD	TBD	TBD	TBD	
IDD ***	Supply current in Shutdown mode (backup registers retained) RTC enabled	bypassed at 32768 Hz	3 V	665	875	2150	5400	14500	TBD	TBD	TBD	TBD	TBD	
			3.6 V	900	1200	2900	6950	18500	TBD	TBD	TBD	TBD	TBD	nA
(Shutdown with RTC)		RTC clocked by LSE quartz ⁽²⁾ in low drive mode	1.8 V	175	360	1300	3550	-	TBD	TBD	TBD	TBD	TBD	IIA
			2.4 V	260	470	1650	4150	-	TBD	TBD	TBD	TBD	TBD	
			3 V	410	670	2100	4950	-	TBD	TBD	TBD	TBD	TBD	
			3.6 V	650	1000	2950	6450	-	TBD	TBD	TBD	TBD	TBD	
IDD(wakeup from Shutdown)	Supply current during wakeup from Shutdown mode	Wakeup clock is HSI16 = 16 MHz ⁽³⁾	3 V	TBD	-		27		TBD	TBD	TBD	TBD	TBD	mA

^{1.} Guaranteed by characterization results, unless otherwise specified.



^{2.} Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.

^{3.} Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in *Table 36*: Low-power mode wakeup timings.



Table 34. Current consumption in VBAT mode

Table 64. Culterit Colloumption in VDA1 mode														
Comple ed	Downwater	Condition	ons			TYP					MAX ⁽¹⁾			l last
Symbol	Parameter	-	V BAT	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unii
			1.8 V	4	20	125	385	1100	TBD	TBD	TBD	TBD	TBD	
		RTC	2.4 V	5	23	145	440	1250	TBD	TBD	TBD	TBD	TBD	
		disabled	3 V	7	28	170	515	1450	TBD	TBD	TBD	TBD	TBD	
			3.6 V	12	59	335	1000	2900	TBD	TBD	TBD	TBD	TBD	
		RTC	1.8 V	330	350	460	720	-	-	-	-	-	-	0
IDD(VBAT)	Backup domain	enabled and clocked by	2.4 V	470	490	620	920	i	ı	ı	-	-	-	
IDD(VDAT)	supply current	LSE bypassed at	3 V	630	660	805	1150	ı	ı	ı	-	-	-	
		32768 Hz	3.6 V	815	860	1150	1850	ı	ı	ı	-	-	-	
		RTC	1.8 V	150	235	380	565	1300	ı	ı	-	-	-	
		enabled and clocked by	2.4 V	215	345	560	630	1450	-	ı	-	-	-	
		LSE	3 V	330	485	760	760	1650	ı	ı	-	-	-	
		quartz ⁽²⁾	3.6 V	515	720	1250	1400	3200	X	-	-	-	-	

^{1.} Guaranteed by characterization results, unless otherwise specified.

DS12712 Rev 0.1

^{2.} Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.

I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 54: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC, OPAMP, COMP input pins which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see *Table 36: Low-power mode wakeup timings*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DDIOx} \times f_{SW} \times C$$

where

 I_{SW} is the current sunk by a switching I/O to charge/discharge the capacitive load

V_{DD} is the I/O supply voltage

f_{SW} is the I/O switching frequency

C is the total capacitance seen by the I/O pin: $C = C_{INT} + C_{EXT} + C_{S}$

C_S is the PCB board capacitance including the pad pin.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.



On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in *Table 36*. The MCU is placed under the following conditions:

- All I/O pins are in Analog mode
- The given value is calculated by measuring the difference of the current consumptions:
 - when the peripheral is clocked on
 - when the peripheral is clocked off
- Ambient operating temperature and supply voltage conditions summarized in Table 13: Voltage characteristics
- The power consumption of the digital part of the on-chip peripherals is given in *Table 36*. The power consumption of the analog part of the peripherals (where applicable) is indicated in each related section of the datasheet.

Table 35. Peripheral current consumption

BUS	Peripheral	Range 1	Range 2	Low-power run and sleep	Unit
	Bus Matrix	TBD	TBD	TBD	
	AHB1 to APB1 bridge	TBD	TBD	TBD	
-	AHB1 to APB2 bridge	TBD	TBD	TBD	uA/MHz
	FSMC	TBD	TBD	TBD	
	QUADSPI	TBD	TBD	TBD	
	CORDIC	TBD	TBD	TBD	
	CRC	TBD	TBD	TBD	
	DMA 1	TBD	TBD	TBD	
AHB1	DMA 2	TBD	TBD	TBD	uA/MHz
АПОТ	DMAMUX	TBD	TBD	TBD	uA/IVITZ
	SRAM1	TBD	TBD	TBD	
	FLASH	TBD	TBD	TBD	
	FMAC	TBD	TBD	TBD	



Table 35. Peripheral current consumption (continued)

BUS	Peripheral	Range 1	Range 2	Low-power run and sleep	Unit
	ADC1/ADC2	TBD	TBD	TBD	
	ADC3/ADC4/ADC5	TBD	TBD	TBD	
	AES	TBD	TBD	TBD	
	DAC1	TBD	TBD	TBD	
	DAC2	TBD	TBD	TBD	
	DAC3	TBD	TBD	TBD	
	DAC4	TBD	TBD	TBD	
	GPIOA	TBD	TBD	TBD	
AHB2	GPIOB	TBD	TBD	TBD	uA/MHz
	GPIOC	TBD	TBD	TBD	
	GPIOD	TBD	TBD	TBD	
	GPIOE	TBD	TBD	TBD	
	GPIOF	TBD	TBD	TBD	
	GPIOG	TBD	TBD	TBD	
	SRAM2	TBD	TBD	TBD	
	CCM SRAM	TBD	TBD	TBD	
	RNG	TBD	TBD	TBD	

Table 35. Peripheral current consumption (continued)

BUS	Peripheral	Range 1	Range 2	Low-power run and sleep	Unit
	FDCAN1/FDCAN2/FDCAN3	TBD	TBD	TBD	
	I2C1	TBD	TBD	TBD	
	12C2	TBD	TBD	TBD	
	I2C3	Raingle Rain			
	I2C4				
	FDCAN1/FDCAN2/FDCAN3				
	LPUART1	TBD	TBD	TBD	
	PWR	TBD	TBD	TBD	
	RTC	TBD	TBD	TBD	
	SPI2/I2S2	TBD	TBD	TBD	
	SPI3/I2S3	TBD	TBD	TBD	
APB1	TIM2	TBD	TBD	TBD	uA/MHz
ALDI	TIM3	TBD	TBD	TBD	uAVIVII IZ
	TIM4	TBD	TBD	TBD	
	TIM5	TBD	TBD	TBD	
	TIM6	TBD	TBD	TBD	
	TIM7	TBD	TBD	TBD	
	UART4	TBD	TBD	TBD	
	UART5	TBD	TBD	TBD	
	USART2	TBD	TBD	TBD	
	USART3	TBD	TBD	TBD	
	USB	TBD	TBD	TBD	1
	USB PD	TBD	TBD	TBD	
	WWDG	TBD	TBD	TBD	

Table 35. Peripheral current consumption (continued)

BUS		Peripheral	Range 1	Range 2	Low-power run and sleep	Unit
	SAI1		TBD	TBD	TBD	
	SPI1		TBD	TBD	TBD	
	SPI4		TBD	TBD	TBD	
APB2	TIM1		TBD	TBD	TBD	
	TIM8		TBD	TBD	TBD	
APB2	TIM15		TBD	TBD	TBD	uA/MHz
	TIM16		TBD	TBD	TBD	
	TIM17		TBD	TBD	TBD	
	TIM20		TBD	TBD	TBD	
	USART1		TBD	TBD	TBD	
	SYSCFG/COMF	P/OPAMP/VREFBUF	TBD	TBD	TBD	
	ADC1/ADC2	independent clock domain	TBD	TBD	TBD	
	ADC3/ADC4/A DC5	independent clock domain	TBD	TBD	TBD	
	FDCAN1/ FDCAN2/ FDCAN3	independent clock domain	TBD	TBD	TBD	
	I2C1	independent clock domain	TBD	TBD	TBD	
	I2C2	independent clock domain	TBD	TBD	TBD	
	I2C3	independent clock domain	TBD	TBD	TBD	
	I2C4	independent clock domain	TBD	TBD	TBD	
	I2S2/I2S3	independent clock domain	TBD	TBD	TBD	
Independent clock domain	LPTIM1	independent clock domain	TBD	TBD	TBD	uA/MHz
0.001. 001.1011	LPUART1	independent clock domain	TBD	TBD	TBD	
	QUADSPI	independent clock domain	TBD	TBD	TBD	
	RNG	independent clock domain	TBD	TBD	TBD	
	USB	independent clock domain	TBD	TBD	TBD	
	SAI1	independent clock domain	TBD	TBD	TBD	
	UART4	independent clock domain	TBD	TBD	TBD	
	UART5	independent clock domain	TBD	TBD	TBD	
	USART1	independent clock domain	TBD	TBD	TBD	
	USART2	independent clock domain	TBD	TBD	TBD	
	USART3	independent clock domain	TBD	TBD	TBD	

5.3.6 Wakeup time from low-power modes and voltage scaling transition times

The wakeup times given in *Table 36* are the latency between the event and the execution of the first user instruction.

The device goes in low-power mode after the WFE (Wait For Event) instruction.

Table 36. Low-power mode wakeup timings⁽¹⁾

Symbol	Parameter		Conditions	Тур	Max	Unit
t _{WUSLEEP}	Wakeup time from Sleep mode to Run mode			TBD	TBD	Nb of
t _{WULPSLEEP}	Wakeup time from Low- power sleep mode to Low- power run mode			TBD	TBD	CPU cycles
	Wake up time from Stop 0	Range 1	Wakeup clock HSI16 = 16 MHz	TBD	TBD	
turiozopo	mode to Run mode in Flash	Range 2	Wakeup clock HSI16 = 16 MHz	TBD	TBD	
twustop0	Wake up time from Stop 0	Range 1	Wakeup clock HSI16 = 16 MHz	TBD	TBD	
	mode to Run mode in SRAM1	Range 2	Wakeup clock HSI16 = 16 MHz	TBD	TBD	
	Wake up time from Stop 1	Range 1	Wakeup clock HSI16 = 16 MHz	TBD	TBD	
	mode to Run in Flash	Range 2	Wakeup clock HSI16 = 16 MHz	TBD	TBD	
	Wake up time from Stop 1	Range 1	Wakeup clock HSI16 = 16 MHz	TBD	TBD	
	mode to Run mode in SRAM1	Range 2	Wakeup clock HSI16 = 16 MHz	TBD	TBD	
t _{WUSTOP1}	Wake up time from Stop 1 mode to Low-power run mode in Flash	Regulator in low-power	Wakeup clock HSI16 = 16 MHz,	TBD	TBD	μs
	Wake up time from Stop 1 mode to Low-power run mode in SRAM1	mode (LPR=1 in PWR_CR1)	with HPRE = 8	TBD	TBD	
t _{WUSTBY}	Wakeup time from Standby mode to Run mode	Range 1	Wakeup clock HSI16 = 16 MHz	TBD	TBD	
t _{WUSTBY} SRAM2	Wakeup time from Standby with SRAM2 to Run mode	Range 1	Wakeup clock HSI16 = 16 MHz	TBD	TBD	
twushdn	Wakeup time from Shutdown mode to Run mode	Range 1	Wakeup clock HSI16 = 16 MHz	TBD	TBD	

^{1.} Guaranteed by characterization results.



Table 37. Regulator modes transition times⁽¹⁾

Symbol	Parameter	Conditions	Тур	Max	Unit
t _{WULPRUN}	Wakeup time from Low- power run mode to Run mode ⁽²⁾	Wakeup clock HSI16 = 16 MHz with HPRE = 8	TBD	TBD	
t _{VOST}	Regulator transition time from Range 2 to Range 1 or Range 1 to Range 2 ⁽³⁾	Wakeup clock HSI16 = 16 MHz with HPRE = 8	TBD	TBD	μs

- 1. Guaranteed by characterization results.
- 2. Time until REGLPF flag is cleared in PWR_SR2.
- 3. Time until VOSF flag is cleared in PWR_SR2.

Table 38. Wakeup time using USART/LPUART⁽¹⁾

Symbol	Parameter	Conditions	Тур	Max	Unit
	Wakeup time needed to calculate the	Stop 0 mode	-	1.7	
^t WUUSART t _{WULPUART}	maximum USART/LPUART baudrate allowing to wakeup up from stop mode when USART/LPUART clock source is HSI16	Stop 1 mode	-	8.5	μs

^{1.} Guaranteed by characterization results.

5.3.7 External clock source characteristics

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in *Section 5.3.14*. However, the recommended clock input waveform is shown in *Figure 18: High-speed external clock source AC timing diagram*.

Table 39. High-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f	User external clock	Voltage scaling Range 1	-	8	48	MHz	
f _{HSE_ext} V _{HSEH}	source frequency	Voltage scaling Range 2	-	8	26	IVITZ	
V _{HSEH}	OSC_IN input pin high level voltage	-	0.7 V _{DD}	-	V_{DD}	V	
V _{HSEL}	OSC_IN input pin low level voltage	-	V _{SS}	-	0.3 V _{DD}	V	
t _{w(HSEH)}	OSC_IN high or low time	Voltage scaling Range 1	7	-	-	ns	
t _{w(HSEL)}	OSO_IN HIGH OF IOW WITE	Voltage scaling Range 2	18	-	-	115	

^{1.} Guaranteed by design.



tw(HSEH) VHSEH 90% 10% V_{HSEL} tr(HSE) → tf(HSE) tw(HSEL) THSE MS19214V2

Figure 18. High-speed external clock source AC timing diagram

Low-speed external user clock generated from an external source


In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO.


The external clock signal has to respect the I/O characteristics in Section 5.3.14. However, the recommended clock input waveform is shown in Figure 19.

Symbol **Parameter** Conditions Min Тур Max Unit User external clock source 1000 32.768 kHz f_{LSE_ext} frequency OSC32 IN input pin high V_{LSEH} $0.7 V_{DD}$ V_{DD} level voltage V OSC32_IN input pin low level V_{LSEL} V_{SS} $0.3 V_{DD}$ voltage tw(LSEH) OSC32 IN high or low time 250 ns t_{w(LSEL)}

Table 40. Low-speed external user clock characteristics⁽¹⁾

^{1.} Guaranteed by design.







High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 48 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 41*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

	1					
Symbol	Parameter	Conditions ⁽²⁾	Min	Тур	Max	Unit
f _{OSC_IN}	Oscillator frequency	- 0	4	8	48	MHz
R_{F}	Feedback resistor	71	ı	200	-	kΩ
		During startup ⁽³⁾	-	-	5.5	
	•	$V_{DD} = 3 \text{ V},$ $Rm = 30 \Omega,$ $CL = 10 \text{ pF}@8 \text{ MHz}$	-	0.44	-	
		$V_{DD} = 3 \text{ V},$ $Rm = 45 \Omega,$ $CL = 10 \text{ pF}@8 \text{ MHz}$	1	0.45	1.45 -	
I _{DD(HSE)}	HSE current consumption	$V_{DD} = 3 \text{ V},$ $Rm = 30 \Omega,$ CL = 5 pF@48 MHz	-	0.68	-	mA
	2	V _{DD} = 3 V, Rm = 30 Ω, CL = 10 pF@48 MHz	-	0.94	-	
	, < Q-	$V_{DD} = 3 \text{ V},$ $Rm = 30 \Omega,$ CL = 20 pF@48 MHz	ı	1.77	-	
G _m	Maximum critical crystal transconductance	Startup	-	-	1.5	mA/V
t _{SU(HSE)} (4)	Startup time	V _{DD} is stabilized	-	2	-	ms

Table 41. HSE oscillator characteristics⁽¹⁾

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 20 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 20*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} .

118/215 DS12712 Rev 0.1

^{1.} Guaranteed by design.

^{2.} Resonator characteristics given by the crystal/ceramic resonator manufacturer.

^{3.} This consumption level occurs during the first 2/3 of the $t_{SU(HSE)}$ startup time

^{4.} t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

Resonator with integrated capacitors

OSC_IN

Bias controlled gain

CL2

MS19876V1

Figure 20. Typical application with an 8 MHz crystal

1. R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 42*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).



Symbol	Parameter	Conditions ⁽²⁾	Min	Тур	Max	Unit
		LSEDRV[1:0] = 00 Low drive capability	-	250	-	
I _{DD(LSE)}	LSE current consumption	LSEDRV[1:0] = 01 Medium low drive capability	-	315	-	nA
	Loc current consumption	LSEDRV[1:0] = 10 Medium high drive capability	-	500	-	IIA
		LSEDRV[1:0] = 11 High drive capability	-	630	-	
		LSEDRV[1:0] = 00 Low drive capability	-	-	0.5	
Cm	Maximum critical crystal	LSEDRV[1:0] = 01 Medium low drive capability	-	-	0.75	
Gm _{critmax}	gm	LSEDRV[1:0] = 10 Medium high drive capability	-	-	1.7	μA/V
		LSEDRV[1:0] = 11 High drive capability	- 250 - 315 - 500			
t _{SU(LSE)} ⁽³⁾	Startup time	V _{DD} is stabilized	-	2	-	S

Table 42. LSE oscillator characteristics ($f_{LSE} = 32.768 \text{ kHz}$)⁽¹⁾

- 1. Guaranteed by design.
- Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers"
- t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

Resonator with integrated capacitors

CL1

OSC32_IN

Drive programmable amplifier

OSC32_OUT

MS30253V2

Figure 21. Typical application with a 32.768 kHz crystal

Note:

An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.



5.3.8 Internal clock source characteristics

The parameters given in *Table 43* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 16: General operating conditions*. The provided curves are characterization results, not tested in production.

High-speed internal (HSI16) RC oscillator

Table 43. HSI16 oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI16}	HSI16 Frequency	V _{DD} =3.0 V, T _A =30 °C	15.88	-	16.08	MHz
TRIM	HSI16 user trimming step	Trimming code is not a multiple of 64	0.2	0.3	0.4	%
TIXIIVI	Thomas deep	Trimming code is a multiple of 64	TBD	-6	TBD	70
DuCy(HSI16) ⁽²⁾	Duty Cycle	- /	45	-	55	%
A (HCI46)	HSI16 oscillator frequency	T _A = 0 to 85 °C	-1	-	1	%
$\Delta_{Temp}(HSI16)$	drift over temperature	T _A = -40 to 125 °C	-2 - 1.5	1.5	%	
Δ _{VDD} (HSI16)	HSI16 oscillator frequency drift over V _{DD}	V _{DD} =1.62 V to 3.6 V	-0.1	-	0.05	%
t _{su} (HSI16) ⁽²⁾	HSI16 oscillator start-up time	-	-	0.8	1.2	μs
t _{stab} (HSI16) ⁽²⁾	HSI16 oscillator stabilization time		-	3	5	μs
I _{DD} (HSI16) ⁽²⁾	HSI16 oscillator power consumption	-	-	155	190	μΑ

^{1.} Guaranteed by characterization results.



^{2.} Guaranteed by design.




Figure 22. HSI16 frequency versus temperature

High-speed internal 48 MHz (HSI48) RC oscillator

Table 44. HSI48 oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI48}	HSI48 Frequency	V _{DD} =3.0V, T _A =30°C	-	48	-	MHz
TRIM	HSI48 user trimming step	-	-	0.11 ⁽²⁾	0.18 ⁽²⁾	%
USER TRIM COVERAGE	HSI48 user trimming coverage	±32 steps	±3 ⁽³⁾	±3.5 ⁽³⁾	-	%
DuCy(HSI48)	Duty Cycle	-	45 ⁽²⁾	-	55 ⁽²⁾	%
ACC. (7)	Accuracy of the HSI48 oscillator over temperature (factory calibrated)	V _{DD} = 3.0 V to 3.6 V, T _A = -15 to 85 °C	-	-	±3 ⁽³⁾	%
ACC _{HSI48_REL}		V_{DD} = 1.65 V to 3.6 V, T_{A} = -40 to 125 °C	-	-	±4.5 ⁽³⁾	70
D (H6148)	HSI48 oscillator frequency	V _{DD} = 3 V to 3.6 V	-	0.025 ⁽³⁾	0.05 ⁽³⁾	%
D _{VDD} (HSI48)	drift with V _{DD}	V _{DD} = 1.65 V to 3.6 V	-	0.05 ⁽³⁾	0.1 ⁽³⁾	70
t _{su} (HSI48)	HSI48 oscillator start-up time	-	-	2.5 ⁽²⁾	6 ⁽²⁾	μs
I _{DD} (HSI48)	HSI48 oscillator power consumption	-	-	340 ⁽²⁾	380 ⁽²⁾	μA




Table 44. HSI48 oscillator characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
N _T jitter	Next transition jitter Accumulated jitter on 28 cycles ⁽⁴⁾	-	-	+/-0.15 ⁽²⁾	-	ns
P _T jitter	Paired transition jitter Accumulated jitter on 56 cycles ⁽⁴⁾	-	-	+/-0.25 ⁽²⁾	-	ns

- 1. V_{DD} = 3 V, T_A = -40 to 125°C unless otherwise specified.
- 2. Guaranteed by design.
- 3. Guaranteed by characterization results.
- 4. Jitter measurement are performed without clock source activated in parallel.

Figure 23. HSI48 frequency versus temperature



Low-speed internal (LSI) RC oscillator

Table 45. LSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSI}	LSI Frequency	V _{DD} = 3.0 V, T _A = 30 °C	31.04	-	32.96	kHz
	Loi Frequency	V_{DD} = 1.62 to 3.6 V, T_{A} = -40 to 125 °C	29.5	-	34	KI IZ
t _{SU} (LSI) ⁽²⁾	LSI oscillator start-up time	-	-	80	130	μs



Table 45. LSI oscillator characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{STAB} (LSI) ⁽²⁾	LSI oscillator stabilization time	5% of final frequency	-	125	180	μs
I _{DD} (LSI) ⁽²⁾	LSI oscillator power consumption	-	-	110	180	nA

- 1. Guaranteed by characterization results.
- 2. Guaranteed by design.



5.3.9 PLL characteristics

The parameters given in *Table 46* are derived from tests performed under temperature and V_{DD} supply voltage conditions summarized in *Table 16: General operating conditions*.

Table 46. PLL characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	PLL input clock ⁽²⁾	-	TBD	-	TBD	MHz
f _{PLL_IN}	PLL input clock duty cycle	-	TBD	-	TBD	%
f	PLL multiplier output clock P	Voltage scaling Range 1	TBD	-	TBD	
f _{PLL_P_OUT}	PLL Multiplier output clock P	Voltage scaling Range 2	TBD	-	TBD	
f	PLL multiplier output clock Q	Voltage scaling Range 1	TBD	-	TBD	
f _{PLL_Q_OUT}	PLL multiplier output clock Q	Voltage scaling Range 2	TBD	-	TBD	MHz
f _{PLL_R_OUT}	PLL multiplier output clock R	Voltage scaling Range 1	TBD	-	TBD	IVITZ
	T LE manipiler output clock ix	Voltage scaling Range 2	TBD	-	TBD	
f	PLL VCO output	Voltage scaling Range 1	TBD	-	TBD	
f _{VCO_OUT}		Voltage scaling Range 2	TBD	-	TBD	
t _{LOCK}	PLL lock time	-	-	TBD	TBD	μs
Jitter	RMS cycle-to-cycle jitter	System clock 150 MHz	-	TBD	-	±no.
Jillei	RMS period jitter	System clock 150 MHZ	-	TBD	-	±ps
	(7)	VCO freq = 64 MHz	-	TBD	TBD	
(DII)	PLL power consumption on	VCO freq = 96 MHz	-	TBD	TBD	
I _{DD} (PLL)	V _{DD} ⁽¹⁾	VCO freq = 192 MHz	-	TBD	TBD	μΑ
		VCO freq = 344 MHz	-	TBD	TBD	

^{1.} Guaranteed by design.

5.3.10 Flash memory characteristics

Table 47. Flash memory characteristics⁽¹⁾

Symbol	Parameter	Conditions	Тур	Max	Unit
t _{prog}	64-bit programming time	-	TBD	TBD	μs
+	One row (32 double	Normal programming	TBD	TBD	
^l prog_row	word) programming time	Fast programming	TBD	TBD	
4	One page (2 Kbytes) programming time	Normal programming	TBD	TBD	ms
^l prog_page		Fast programming	TBD	TBD	
t _{ERASE}	Page (2 Kbytes) erase time	-	TBD	TBD	



^{2.} Take care of using the appropriate division factor M to obtain the specified PLL input clock values.

Table 47. Flash memory characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Тур	Max	Unit
t _{prog_bank}	One bank (256 Kbyte)	Normal programming	TBD	TBD	s
	programming time	Fast programming	TBD	TBD	5
t _{ME}	Mass erase time (one or two banks)	-	TBD	TBD	ms
	Average consumption	Write mode	TBD	-	
	from VDD	Erase mode	TBD	-	mA
I _{DD}	Maximum current (peak)	Write mode	TBD	-	IIIA
	iviaximum current (peak)	Erase mode	TBD	-	

^{1.} Guaranteed by design.

Table 48. Flash memory endurance and data retention

Symbol	Parameter	Conditions	Min ⁽¹⁾	Unit
N _{END}	Endurance	T _A = -40 to +105 °C	10	kcycles
		1 kcycle ⁽²⁾ at T _A = 85 °C	30	
		1 kcycle ⁽²⁾ at T _A = 105 °C	15	
	Data retention	1 kcycle ⁽²⁾ at T _A = 125 °C	7	V
t _{RET}	Data retention	10 kcycles ⁽²⁾ at T _A = 55 °C	30	Years
		10 kcycles ⁽²⁾ at T _A = 85 °C	15	
		10 kcycles ⁽²⁾ at T _A = 105 °C	10	

Guaranteed by characterization results.

126/215

2. Cycling performed over the whole temperature range.



DS12712 Rev 0.1

5.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 49*. They are based on the EMS levels and classes defined in application note AN1709.

Level/ **Symbol** Conditions **Parameter** Class $V_{DD} = 3.3 \text{ V}, T_A = +25 ^{\circ}\text{C},$ Voltage limits to be applied on any I/O pin $f_{HCLK} = 150 \text{ MHz}.$ 3B V_{FESD} to induce a functional disturbance conforming to IEC 61000-4-2 Fast transient voltage burst limits to be $V_{DD} = 3.3 \text{ V}, T_A = +25 ^{\circ}\text{C},$ f_{HCLK} = 150 MHz, $\mathsf{V}_{\mathsf{EFTB}}$ applied through 100 pF on V_{DD} and V_{SS} 5B pins to induce a functional disturbance conforming to IEC 61000-4-4

Table 49, EMS characteristics

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.



To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Max vs. [f_{HSE}/f_{HCLK}] **Monitored Symbol Conditions** Unit **Parameter** frequency band 8 MHz / 150 MHz 0.1 MHz to 30 MHz 4 30 MHz to 130 MHz 0 $V_{DD} = 3.6 \text{ V}, T_A = 25 ^{\circ}\text{C},$ dB_µV Peak level LQFP128 package 130 MHz to 1 GHz 16 S_{FMI} compliant with IEC 61967-2 1 GHz to 2 GHz 11 **EMI** Level 3.5

Table 50. EMI characteristics

5.3.12 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the ANSI/JEDEC standard.

Table of Lob absolute maximum ratings							
Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit		
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T _A = +25 °C, conforming to ANSI/ESDA/JEDEC JS-001	TBD	TBD	V		
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C, conforming to ANSI/ESDA/JEDEC JS- 002	TBD	TBD	V		

Table 51. ESD absolute maximum ratings



^{1.} Guaranteed by characterization results.

Static latch-up

Two complementary static tests are required on three parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78E IC latch-up standard.

Table 52. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	TA = +125 °C conforming to JESD78E	Class II level A

5.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the -5 μ A/+0 μ A range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

The characterization results are given in Table 53.

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.

Table 53. I/O current injection susceptibility

Symbol	Description		Funct suscep	Unit		
Symbol		Description	Negative injection	Positive injection	Jille	
		All except TT_a, PF10, PB8-BOOT0, PC10	-5	NA		
$I_{INJ}^{(1)}$	Injected current on pin	PF10, PB8-BOOT0, PC10	-0	NA	mA	
		TT_a pins	-5	0		

1. Guaranteed by characterization.



5.3.14 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 54* are derived from tests performed under the conditions summarized in *Table 16: General operating conditions*. All I/Os are designed as CMOS- and TTL-compliant.

Table 54. I/O static characteristics

Symbol	Parameter	Conditions		Min	Тур	Max	Unit		
	I/O input	All except FT_c	1.62 V <v<sub>DD<3.6 V</v<sub>			0.3xV _{DD} ⁽²⁾			
$V_{IL}^{(1)}$	low level	- ' '_	0)/)/ (0.7)/			0.39xV _{DD} -0.06 ⁽³⁾	V		
	voltage	FT_c	2 V <v<sub>DD<2.7 V</v<sub>	7	-	0.3xV _{DD}			
			1.62 V <v<sub>DD<2.7 V</v<sub>	(2)	-	0.2.5xV _{DD}			
(1)	I/O input	All except FT c	1.62 V <v<sub>DD<3.6 V</v<sub>	$0.7xV_{DD}^{(2)}$	-	-			
V _{IH} ⁽¹⁾	V _{IH} ⁽¹⁾ high level voltage	oltage		0.49xV _{DD} +0.26 ⁽³⁾	-	-	V		
renage	FT_c	1.62 V <v<sub>DD<3.6 V</v<sub>	0.7xV _{DD}	-	-	<u> </u>			
V _{HYS} ⁽³⁾	Input hysteresis	TT_xx, FT_xxx, NRST	1.62 V <v<sub>DD<3.6 V</v<sub>	<u> </u>	200	-	mV		
	FT xx	0 < V _{IN} ≤ V _{DD}	-	-	±100				
	except	$V_{DD} \le V_{IN} \le V_{DD} + 1 V$	-	-	650 ⁽⁴⁾				
			FT_c	$V_{DD} + 1 V \le V_{IN} \le 5.5 V$	-	-	200 ⁽⁴⁾		
			$0 < \le V_{IN} \le V_{DDMAX}$	-	-	2000			
		FT_c	V _{DD} ≤ V _{IN} <0.5 V	-	-	3000			
	Input				$0 \le V_{IN} \le V_{DD}$	-	-	±150	١.
I _{leak}	leakage current ⁽³⁾	FT_u, PC3	$V_{DD} \le V_{IN} \le V_{DD} + 1 V$	-	-	±2500	nA		
			$V_{DD} \le V_{IN} \le 5.5 \text{ V}$	-	-	±250			
			$0 \le V_{IN} \le V_{DD}$	-	-	±4500			
		FT_d	$V_{DD} + 1V \le V_{IN} \le 5.5 \text{ V}$	-	-	±9000			
		TT	$0 \le V_{IN} \le V_{DD}$	-	-	±150			
		TT_xx	$V_{DD} \le V_{IN} \le 3.6 \text{ V}$	-	-	2000			
R _{PU}	Weak pull- up equivalent resistor ⁽⁵⁾		V _{IN} = V _{SS}	25	40	55	1.0		
R _{PD}	Weak pull- down equivalent resistor ⁽⁵⁾		$V_{IN} = V_{DD}$	25	40	55	kΩ		
C _{IO}	I/O pin capacitance	I/O pin capacitance	-	-	5	-	pF		

^{1.} Refer to Figure 24: I/O input characteristics



- 2. Tested in production.
- 3. Guaranteed by design.
- 4. This value represents the pad leakage of the I/O itself. The total product pad leakage is provided by this formula: $I_{Total_Ileak_max} = 10 \ \mu A + [number of I/Os where VIN is applied on the pad]_x I_{Ikg}(Max)$.
- 5. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).

All I/Os are CMOS- and TTL-compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in *Figure 24* for standard I/Os, and in *Figure 24* for 5 V tolerant I/Os.



Figure 24. I/O input characteristics

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 20 mA (with a relaxed V_{OL}/V_{OH}).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 5.2*:

- The sum of the currents sourced by all the I/Os on V_{DD}, plus the maximum consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating ΣI_{VDD} (see *Table 13: Voltage characteristics*).
- The sum of the currents sunk by all the I/Os on V_{SS}, plus the maximum consumption of the MCU sunk on V_{SS}, cannot exceed the absolute maximum rating ΣI_{VSS} (see Table 13: Voltage characteristics).



Output voltage levels

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 16: General operating conditions*. All I/Os are CMOS- and TTL-compliant (FT OR TT unless otherwise specified).

Table 55. Output voltage characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL}	Output low level voltage for an I/O pin	CMOS port ⁽²⁾	-	0.4	
V _{OH}	Output high level voltage for an I/O pin	$ I_{IO} = 2 \text{ mA for FT_c}$ $I/Os = 8 \text{ mA for other I/Os V}_{DD}$ $\geq 2.7 \text{ V}$	V _{DD} -0.4	-	
V _{OL} ⁽³⁾	Output low level voltage for an I/O pin	TTL port ⁽²⁾	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	$ I_{IO} = 2 \text{ mA for FT_c}$ I/Os = 8 mA for other I/Os $V_{DD} \ge 2.7 \text{ V}$	2.4	-	
V _{OL} ⁽³⁾	Output low level voltage for an I/O pin	All I/Os except FT_c	-	1.3	V
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	I _{IO} = 20 mA V _{DD} ≥ 2.7 V	V _{DD} -1.3	-	v
V _{OL} ⁽³⁾	Output low level voltage for an I/O pin	I _{IO} = 1 mA for FT_c	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	I/Os = 4 mA for other I/Os $V_{DD} \ge 1.62$ V	V _{DD} -0.45	-	
V _{OLEM+}	Output low level voltage for an FT I/O	I _{IO} = 20 mA V _{DD} ≥ 2.7 V	-	0.4	
V _{OLFM+} p	pin in FM+ mode (FT I/O with "f" option)	I _{IO} = 10 mA V _{DD} ≥ 1.62 V	-	0.4	

The I_{IO} current sourced or sunk by the device must always respect the absolute maximum rating specified in Table 13:
 Voltage characteristics, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣI_{IO}.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 25* and *Table 56*, respectively.

Unless otherwise specified, the parameters given are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 16: General operating conditions*.



^{2.} TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

^{3.} Guaranteed by design.

Table 56. I/O (except FT_c) AC characteristics⁽¹⁾ (2)

Speed	Symbol	Parameter	Conditions	Min	Max	Unit		
			C=50 pF, 2.7 V≤V _{DD} ≤3.6 V	-	5			
	Fmay	Maximum	C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	1	MHz		
	Fmax	frequency	C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	10	IVII IZ		
00			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	1.5			
00			C=50 pF, 2.7 V≤V _{DD} ≤3.6 V	-	25			
	Tr/Tf	Output rise and	C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	52	ne		
	11/11	fall time	C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	17	ns		
			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	37			
			C=50 pF, 2.7 V≤V _{DD} ≤3.6 V	-	25			
	Fmax	Maximum	C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	10	MHz		
	Tillax	frequency	C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	50	IVII IZ		
01		C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	15				
01			C=50 pF, 2.7 V≤V _{DD} ≤3.6 V	-	9			
	Tr/Tf	Output rise and	C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	16	ns		
	11/11	fall time	C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	4.5			
			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	9			
		Maximum frequency	C=50 pF, 2.7 V≤V _{DD} ≤3.6 V	-	50			
	Fmax		C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	25	MHz		
	Fillax		C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	100 ⁽³⁾			
10			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	37.5			
10			C=50 pF, 2.7 V≤V _{DD} ≤3.6 V	-	5.8			
	Tr/Tf	Output rise and	C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	11			
	11//11	fall time	C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	2.5	ns		
			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	5			
			C=30 pF, 2.7 V≤V _{DD} ≤3.6 V	-	120 ⁽³⁾			
	Fmax	Maximum	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V	-	50	MHz		
	Fillax	frequency	C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	180 ⁽³⁾	IVITZ		
11			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	75			
''			C=30 pF, 2.7 V≤V _{DD} ≤3.6 V	-	3.3			
	Tr/Tf	Output rise and	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V	-	6	ns		
	11/11	Tr/Tf Gulpar libe and	C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	1.7			
			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	3.3			

Table 56. I/O (except FT_c) AC characteristics⁽¹⁾ (continued)

Speed	Symbol	Parameter	Conditions	Min	Max	Unit
	Fmax ⁽⁵⁾	Maximum frequency		-	1	MHz
	C=50 pF, 1.6 V≤V _{DD} ≤3.6 V	-	5	ns		

- The I/O speed is configured using the OSPEEDRy[1:0] bits. The Fm+ mode is configured in the SYSCFG_CFGR1 register. Refer to the RM0440 reference manual for a description of GPIO Port configuration register.
- 2. Guaranteed by design.
- 3. This value represented the I/O capability but maximum system frequency is 150 MHz.
- 4. The fall time is defined between 70% and 30% of the output waveform accordingly to I2C specification.
- 5. The maximum frequency is defined with the following conditions:

 - (Tr+ Tf) ≤ 2/3 T. 45%<Duty cycle<55%

Table 57. I/O FT_c AC characteristics⁽¹⁾ (2)

Speed	Symbol	Parameter	Conditions	Min	Max	Unit
0	Fmax	max I	C=50 pF, 2.7 V≤V _{DD} ≤3.6 V	-	2	MHz
			C=50 pF, 1.6 V≤V _{DD} ≤2.7 V	-	1	IVITIZ
	T (T)	Tr/Tf Output H/L to L/H level fall time	C=50 pF, 2.7 V≤V _{DD} ≤3.6 V	-	170	
			C=50 pF, 1.6 V≤V _{DD} ≤2.7 V	-	330	ns
	Emay	Fmax Maximum frequency	C=50 pF, 2.7 V≤V _{DD} ≤3.6 V	-	10	MHz
	Fillax		C=50 pF, 1.6 V≤V _{DD} ≤2.7 V	-	5	IVITZ
1	Tr/Tf	Output H/L to	C=50 pF, 2.7 V≤V _{DD} ≤3.6 V	-	35	
		Tr/Tf L/H level fall time		C=50 pF, 1.6 V≤V _{DD} ≤2.7 V	-	65

- The I/O speed is configured using the OSPEEDRy[1:0] bits. The Fm+ mode is configured in the SYSCFG_CFGR1 register. Refer to the RM0440 reference manual for a description of GPIO Port configuration register.
- 2. Guaranteed by design.






Figure 25. I/O AC characteristics definition⁽¹⁾

1. Refer to Table 56: I/O (except FT_c) AC characteristics

5.3.15 NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} .

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 16: General operating conditions*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)}	NRST input low level voltage	-	-	-	0.3 _x V _{DD}	\ \
V _{IH(NRST)}	NRST input high level voltage	-	0.7 _x V _{DD}	-	-	V
V _{hys(NRST)}	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV
R _{PU}	Weak pull-up equivalent resistor ⁽²⁾	V _{IN} = V _{SS}	25	40	55	kΩ
V _{F(NRST)}	NRST input filtered pulse	-	-	-	70	ns
V _{NF(NRST)}	NRST input not filtered pulse	1.71 V ≤ V _{DD} ≤ 3.6 V	350	-	-	ns

Table 58. NRST pin characteristics⁽¹⁾



^{1.} Guaranteed by design.

^{2.} The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).

External reset circuit⁽¹⁾

NRST⁽²⁾

R_{PU}

Filter

Internal reset

MS19878V3

Figure 26. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- 2. The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in *Table 58: NRST pin characteristics*. Otherwise the reset will not be taken into account by the device.
- 3. The external capacitor on NRST must be placed as close as possible to the device.

5.3.16 Extended interrupt and event controller input (EXTI) characteristics

The pulse on the interrupt input must have a minimal length in order to guarantee that it is detected by the event controller.

Table 59. EXTI input characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
PLEC	Pulse length to event controller	-	TBD	-	-	ns

^{1.} Guaranteed by design.

5.3.17 Analog switches booster

Table 60. Analog switches booster characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
V _{DD}	Supply voltage	1.62	-	3.6	V
t _{SU(BOOST)}	Booster startup time	-	-	240	μs
I _{DD(BOOST)}	Booster consumption for 1.62 V ≤ V _{DD} ≤ 2.0 V	-	-	250	
	Booster consumption for 2.0 V ≤ V _{DD} ≤ 2.7 V	-	-	500	μΑ
	Booster consumption for $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	-	-	900	

1. Guaranteed by design.



5.3.18 Analog-to-digital converter characteristics

Unless otherwise specified, the parameters given in *Table 61* are preliminary values derived from tests performed under ambient temperature, f_{PCLK} frequency and V_{DDA} supply voltage conditions summarized in *Table 16: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

Table 61. ADC characteristics^{(1) (2)}

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA}	Analog supply voltage	-	1.62	-	3.6	V
.,	Positive	V _{DDA} ≥ 2 V	2	ı	V_{DDA}	V
V _{REF+}	reference voltage	V _{DDA} < 2 V		V_{DDA}		V
V _{REF-}	Negative reference voltage			V_{SSA}		٧
f _{ADC}	ADC clock	Range 1	1	-	80	MHz
'ADC	frequency	Range 2	-	-	26	1411.12
		Resolution = 12 bits	-	-	5.33	
	Sampling rate for FAST channels	Resolution = 10 bits	-	-	6.15	
		Resolution = 8 bits	-	ı	7.27	
f	0	Resolution = 6 bits	-	-	8.88	Msps
f _s	Sampling rate for SLOW channels	Resolution = 12 bits	-	-	4.21	Ινισμο
		Resolution = 10 bits	-	-	4.71	
		Resolution = 8 bits	-	-	5.33	
		Resolution = 6 bits	-	-	6.15	
f _{TRIG}	External trigger	f _{ADC} = 80 MHz Resolution = 12 bits	-	-	5.33	MHz
	frequency	Resolution = 12 bits	-	-	15	1/f _{ADC}
V _{AIN} (3)	Conversion voltage range(2)	-	0	-	V _{REF+}	V
R _{AIN}	External input impedance	-	-	-	50	kΩ
C _{ADC}	Internal sample and hold capacitor	-	-	5	-	pF
t _{STAB}	Power-up time	-		1		conversi on cycle



Table 61. ADC characteristics^{(1) (2)} (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
4	Calibration time	f_{ADC} = 80 MHz		1.45		μs	
t _{CAL}	Calibration time	-	116			1/f _{ADC}	
	Trigger .	CKMODE = 00	1.5	2	2.5	A 15	
	conversion latency Regular and injected	CKMODE = 01	-	-	2.0		
t _{LATR}		CKMODE = 10	-	-	2.25	1/f _{ADC}	
	channels without conversion abort	CKMODE = 11	-	-	2.125		
	Trigger	CKMODE = 00	2.5	3	3.5		
	conversion latency Injected	CKMODE = 01	U -	-	3.0		
t _{LATRINJ}	channels aborting a	CKMODE = 10	-	-	3.25	1/f _{ADC}	
	regular conversion	CKMODE = 11	-	-	3.125		
•	t _s Sampling time		0.03125	-	8.00625	μs	
Ls	Sampling time	-	2.5	-	640.5	1/f _{ADC}	
t _{ADCVREG_STUP}	ADC voltage regulator start-up time		-	-	20	μs	
t	Total conversion time	f _{ADC} = 80 MHz Resolution = 12 bits	0.1875	-	8.1625	μs	
^t conv	(including sampling time)	Resolution = 12 bits	successi	ts + 12.5 cycles for successive approximation = 15 to 653			
	ADC	fs = 5 Msps	-	730	830		
I _{DDA} (ADC)	consumption from the VDDA	fs = 1 Msps	-	160	220	μΑ	
	supply	fs = 10 ksps	-	16	50		
	ADC	fs = 5 Msps	-	130	160		
I _{DDV_S} (ADC)	consumption from the V _{REF+}	fs = 1 Msps	-	30	40	μΑ	
.DDA ⁻² (120)	single ended mode	fs = 10 ksps	-	0.6	2	'	
	ADC	fs = 5 Msps	-	260	310	μA	
I _{DDV_D} (ADC)	consumption from the V _{REF+}	fs = 1 Msps	-	60	70		
	differential mode	fs = 10 ksps	-	1.3	3		

^{1.} Guaranteed by design

138/215 DS12712 Rev 0.1



^{2.} The I/O analog switch voltage booster is enable when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4 V). It is disable when V_{DDA} \geq 2.4 V.

V_{REF+} can be internally connected to V_{DDA} and V_{REF-} can be internally connected to V_{SSA}, depending on the package. Refer to Section 4: Pinouts and pin description for further details.

The maximum value of R_{AIN} can be found in *Table 62: Maximum ADC RAIN*.

Table 62. Maximum ADC R_{AIN}⁽¹⁾⁽²⁾

Decelution.	Sampling cycle			nax (Ω)
Resolution	@80 MHz	[ns] @80 MHz	Fast channels ⁽³⁾	Slow channels ⁽⁴⁾
	2.5	31.25	100	N/A
	6.5	81.25	330	100
	12.5	156.25	680	470
12 bits	24.5	306.25	1500	1200
12 bits	47.5	593.75	2200	1800
	92.5	1156.25	4700	3900
	247.5	3093.75	12000	10000
	640.5	31.25 100 81.25 330 156.25 680 306.25 1500 593.75 2200 1156.25 4700	33000	
	2.5	31.25	120	N/A
	6.5	81.25	390	180
	12.5	156.25	820	560
10 bito	24.5	306.25	1500	1200
10 bits	47.5	593.75	2200	1800
	92.5	1156.25	5600	4700
	247.5	3093.75	12000	10000
	640.5	8006.75	47000	39000
	2.5	31.25	180	N/A
	6.5	81.25	470	270
	12.5	156.25	1000	680
8 bits	24.5	306.25	1800	1500
O Dits	47.5	593.75	2700	2200
	92.5	1156.25	6800	5600
	247.5	3093.75	15000	12000
	640.5	1156.25 5600 470 3093.75 12000 100 8006.75 47000 390 31.25 180 N/A 81.25 470 27 156.25 1000 68 306.25 1800 150 593.75 2700 220 1156.25 6800 560 3093.75 15000 120 8006.75 50000 500 31.25 220 N/A 81.25 560 33	50000	
	2.5	31.25	220	N/A
	6.5	81.25	560	330
	12.5	156.25	1200	1000
6 bits	24.5	306.25	2700	2200
	47.5	593.75	3900	3300
	92.5	1156.25	8200	6800
	247.5	3093.75	18000	15000
	640.5	8006.75	50000	50000

- 1. Guaranteed by design.
- 2. The I/O analog switch voltage booster is enable when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4V). It is disable when $V_{DDA} \ge 2.4$ V.
- 3. Fast channels are: TBD
- 4. Slow channels are: all ADC inputs except the fast channels.



Table 63. ADC accuracy - limited test conditions $\mathbf{1}^{(1)(2)(3)}$

Symbol	Parameter		Condition	s ⁽⁴⁾	Min	Тур	Max	Unit	
			Single	Fast channel (max speed)	-	TBD	TBD		
	Total		ended	Slow channel (max speed)	-	TBD	TBD		
ET	unadjusted error		Differential	Fast channel (max speed)	-	TBD	TBD		
	_		Differential	Slow channel (max speed)	-	TBD	TBD		
			Single	Fast channel (max speed)	-	TBD	TBD		
EO	Offset		ended	Slow channel (max speed)	-	TBD	TBD		
	error		Differential	Fast channel (max speed)	-	TBD	TBD		
			Dillerential	Slow channel (max speed)	-	TBD	TBD		
			Single	Fast channel (max speed)	-	TBD	TBD		
EG	Gain error		ended	Slow channel (max speed)	-	TBD	TBD	LSB	
	Gain enoi		Differential	Fast channel (max speed)	-	TBD	TBD	LOD	
			Dillerential	Slow channel (max speed)	-	TBD	TBD		
			Single	Fast channel (max speed)	-	TBD	TBD		
ED	Differential linearity		ended	Slow channel (max speed)	-	TBD	TBD		
error	ADC clock frequency ≤ 80 MHz,	Differential	Fast channel (max speed)	-	TBD	TBD			
	Sampling rate	Directitian	Slow channel (max speed)	-	TBD	TBD			
		≤ 5.33 Msps, V _{DDA} = VREF+ = 3 V,	V = VRFF+ = 3 V	Single	Fast channel (max speed)	-	TBD	TBD	
EL	Integral linearity		v, ended	Slow channel (max speed)	-	TBD	TBD		
	error		Differential	Fast channel (max speed)	-	TBD	TBD		
			Billerential	Slow channel (max speed)	-	TBD	TBD		
			Single	Fast channel (max speed)	TBD	TBD	-		
ENOB	Effective number of		ended	Slow channel (max speed)	TBD	TBD	-	bits	
LIVOD	bits		Differential	Fast channel (max speed)	TBD	TBD	-	Dita	
		$\langle n \rangle$	Dilicicitiai	Slow channel (max speed)	TBD	TBD	-		
	Signal-to-		Single	Fast channel (max speed)	TBD	TBD	-		
SINAD	noise and		ended	Slow channel (max speed)	TBD	TBD	-		
OIIVAD	distortion		Differential	Fast channel (max speed)	TBD	TBD	-		
	ratio		Differential -	Slow channel (max speed)	TBD	TBD	-	dB	
			Single ended	Fast channel (max speed)	TBD	TBD	-	ub	
SNR	Signal-to-			Slow channel (max speed)	TBD	TBD	-		
CIVIC	noise ratio	oise ratio	Differential	Fast channel (max speed)	TBD	TBD	-		
			Diliciential	Slow channel (max speed)	TBD	TBD	-		

Table 63. ADC accuracy - limited test conditions $1^{(1)(2)(3)}$ (continued)

Symbol	Parameter	Conditions ⁽⁴⁾				Тур	Max	Unit
	Total	ADC clock frequency ≤	Single ended	Fast channel (max speed)	ı	-74	-73	
		80 MHz, Sampling rate ≤ 5.33 Msps,		Slow channel (max speed)	ı	-74	-73	
THD	harmonic distortion		Differential	Fast channel (max speed)	ı	-79	-76	dB
	uistortion	$V_{DDA} = V_{REF+} = 3 V$, TA = 25 °C		Slow channel (max speed)	1	-79	-76	

- 1. Guaranteed by design.
- 2. ADC DC accuracy values are measured after internal calibration.
- ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this
 significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a
 Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enable when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4 V). It is disable when $V_{DDA} \ge 2.4$ V. No oversampling.



Table 64. ADC accuracy - limited test conditions $2^{(1)(2)(3)}$

Sym- bol	Parameter	Conditions ⁽⁴⁾			Min	Тур	Max	Unit
			Single	Fast channel (max speed)	-	TBD	TBD	
ET	Total unadjusted error		ended	Slow channel (max speed)	-	TBD	TBD	- LSB
			Differential	Fast channel (max speed)	ı	TBD	TBD	
				Slow channel (max speed)	-	TBD	TBD	
EO	Offset error		Single ended	Fast channel (max speed)	-	TBD	TBD	
				Slow channel (max speed)	ı	TBD	TBD	
			Differential	Fast channel (max speed)	-	TBD	TBD	
				Slow channel (max speed)	-	TBD	TBD	
	Gain error		Single ended	Fast channel (max speed)	-	TBD	TBD	
EG				Slow channel (max speed)	-	TBD	TBD	
			Differential	Fast channel (max speed)	-	TBD	TBD	
				Slow channel (max speed)	-	TBD	TBD	
ED	Differential linearity error		Single ended	Fast channel (max speed)	-	TBD	TBD	
				Slow channel (max speed)	-	TBD	TBD	
			Differential	Fast channel (max speed)	-	TBD	TBD	
				Slow channel (max speed)	-	TBD	TBD	
EL	Integral linearity error		Single ended	Fast channel (max speed)	-	TBD	TBD	
				Slow channel (max speed)	-	TBD	TBD	
			Differential	Fast channel (max speed)	-	TBD	TBD	
				Slow channel (max speed)	-	TBD	TBD	
ENOB	Effective number of bits		Single ended	Fast channel (max speed)	TBD	TBD	-	- bits
				Slow channel (max speed)	TBD	TBD	-	
			Differential	Fast channel (max speed)	TBD	TBD	-	
				Slow channel (max speed)	TBD	TBD	-	
SINAD	Signal-to- noise and distortion ratio		Single ended	Fast channel (max speed)	TBD	TBD	-	- dB
				Slow channel (max speed)	TBD	TBD	-	
SINAD			Differential	Fast channel (max speed)	TBD	TBD	-	
				Slow channel (max speed)	TBD	TBD	-	
SNR	Signal-to- noise ratio		Single ended	Fast channel (max speed)	TBD	TBD	-	
				Slow channel (max speed)	TBD	TBD	-	
			Differential	Fast channel (max speed)	TBD	TBD	-	
				Slow channel (max speed)	TBD	TBD	-	



Table 64. ADC accuracy - limited test conditions 2⁽¹⁾⁽²⁾⁽³⁾

Sym- bol	Parameter	Conditions ⁽⁴⁾			Min	Тур	Max	Unit
THD	Total harmonic distortion	ADC clock frequency ≤ 80 MHz, Sampling rate ≤ 5.33 Msps,	Single ended	Fast channel (max speed)	-	TBD	TBD	- dB
				Slow channel (max speed)	-	TBD	TBD	
			Differential	Fast channel (max speed)	-	TBD	TBD	
		2 V ≤ V _{DDA}		Slow channel (max speed)	ı	TBD	TBD	

- 1. Guaranteed by design.
- 2. ADC DC accuracy values are measured after internal calibration.
- ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this
 significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a
 Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enable when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4 V). It is disable when $V_{DDA} \ge 2.4$ V. No oversampling.



Table 65. ADC accuracy - limited test conditions $3^{(1)(2)(3)}$

Sym- bol	Parameter		Condition	s ⁽⁴⁾	Min	Тур	Max	Unit
			Single	Fast channel (max speed)	-	TBD	TBD	
ET	Total		ended	Slow channel (max speed)	-	TBD	TBD	
I	unadjusted error		Differential	Fast channel (max speed)	-	TBD	TBD	
			Dillerential	Slow channel (max speed)	-	TBD	TBD	
			Single	Fast channel (max speed)	-	TBD	TBD	
EO	Offset error		ended	Slow channel (max speed)	-	TBD	TBD	
LO	Oliset elloi		Differential	Fast channel (max speed)	-	TBD	TBD	
			Dillerential	Slow channel (max speed)	-	TBD	TBD	
			Single	Fast channel (max speed)	-	TBD	TBD	
EC	EG Gain error		ended	Slow channel (max speed)	-	TBD	TBD	LSB
EG	Gain enoi		Differential	Fast channel (max speed)	-	TBD	TBD	LOD
		Dillerential	Slow channel (max speed)	-	TBD	TBD		
Differential ED linearity		Single	Fast channel (max speed)	-	TBD	TBD		
	ADC clock frequency	ended	Slow channel (max speed)	-	TBD	TBD		
ED	linearity error	≤ 80 MHz, Sampling rate ≤ 5.33	Differential	Fast channel (max speed)	-	TBD	TBD	†
		Msps,	Differential	Slow channel (max speed)	-	TBD	TBD	
		$1.62 \text{ V} \leq \text{V}_{\text{DDA}} = \\ \text{V}_{\text{REF+}} \leq 3.6 \text{ V}, \\ \text{Voltage scaling} \\ \text{Range 1}$	Single ended	Fast channel (max speed)	-	TBD	TBD	
EL	Integral			Slow channel (max speed)	-	TBD	TBD	
	linearity error		Differential	Fast channel (max speed)	-	TBD	TBD	
			Dillerential	Slow channel (max speed)	-	TBD	TBD	
			Single	Fast channel (max speed)	TBD	TBD	-	
ENOB	Effective number of		ended	Slow channel (max speed)	TBD	TBD	-	bits
ENOB	bits	(n)	Differential	Fast channel (max speed)	TBD	TBD	-	DILS
			Dillerential	Slow channel (max speed)	TBD	TBD	-	
	Cianal to		Single	Fast channel (max speed)	TBD	TBD	-	
SINAD	Signal-to- noise and		ended	Slow channel (max speed)	TBD	TBD	-	
SINAD	distortion		D:##:-1	Fast channel (max speed)	TBD	TBD	-	
	ratio		Differential	Slow channel (max speed)	TBD	TBD	-	-10
			Single	Fast channel (max speed)	TBD	TBD	-	dB
CNID	Signal-to-		ended	Slow channel (max speed)	TBD	TBD	-	
SNR	noise ratio		Differential	Fast channel (max speed)	TBD	TBD	-	
			Differential	Slow channel (max speed)	TBD	TBD	-	



Table 65. ADC accuracy - limited test conditions $3^{(1)(2)(3)}$ (continued)

Sym- bol	Parameter		Conditions ⁽⁴⁾				Max	Unit
		ADC clock frequency	Single	Fast channel (max speed)	-	TBD	TBD	
		≤ 80 MHz, Sampling rate ≤ 5.33	ended	Slow channel (max speed)	-	TBD	TBD	
THD	Total	Msps,		Fast channel (max speed)	-	TBD	TBD	dB
	distortion	$1.62 \text{ V} \leq \text{V}_{\text{DDA}} = \text{V}_{\text{REF+}} \leq 3.6 \text{ V},$ Voltage scaling Range 1	Differential	Slow channel (max speed)	-	TBD	TBD	QD.

1. Guaranteed by design.

146/215

- 2. ADC DC accuracy values are measured after internal calibration.
- 3. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enable when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4 V). It is disable when $V_{DDA} \ge 2.4$ V. No oversampling.



DS12712 Rev 0.1

Table 66. ADC accuracy - limited test conditions $4^{(1)(2)(3)}$

Sym- bol	Parameter		Conditions ⁽⁴⁾				Max	Unit
			Single	Fast channel (max speed)	-	TBD	TBD	
ET	Total unadjusted		ended	Slow channel (max speed)		TBD	TBD	
_ E1	error		Differential	Fast channel (max speed)	-	TBD	TBD	
			Dillerential	Slow channel (max speed)	-	TBD	TBD	
			Single	Fast channel (max speed)	-	TBD	TBD	
EO	Offset		ended	Slow channel (max speed)	-	TBD	TBD	
	error		Differential	Fast channel (max speed)	-	TBD	TBD	
			Dillerential	Slow channel (max speed)	-	TBD	TBD	
			Single	Fast channel (max speed)	-	TBD	TBD	
EG	EG Gain error		ended	Slow channel (max speed)	-	TBD	TBD	LSB
EG Gain end		Differential	Fast channel (max speed)	-	TBD	TBD	LOB	
		Dillerential	Slow channel (max speed)	-	TBD	TBD		
Differential ED linearity		Single	Fast channel (max speed)	-	TBD	TBD		
		ended	Slow channel (max speed)	-	TBD	TBD		
	error	ADC clock frequency	Differential	Fast channel (max speed)	-	TBD	TBD	1
		≤ 26 MHz,	Dillerential	Slow channel (max speed)	-	TBD	TBD	
		1.62 V ≤ V _{DDA} = VREF1 ≤ 3.6 V, Voltage scaling Range 2	Single ended	Fast channel (max speed)	-	TBD	TBD	
EL	Integral linearity			Slow channel (max speed)	-	TBD	TBD	
EL.	error		Differential	Fast channel (max speed)	-	TBD	TBD	
			Dillerential	Slow channel (max speed)	-	TBD	TBD	
			Single	Fast channel (max speed)	TBD	TBD	-	
ENOB	Effective number of		ended	Slow channel (max speed)	TBD	TBD	ı	bits
LINOB	bits	(n)	Differential	Fast channel (max speed)	TBD	TBD	ı	טונס
			Dillerential	Slow channel (max speed)	TBD	TBD	ı	
	Signal to		Single	Fast channel (max speed)	TBD	TBD	-	
SINAD	Signal-to- noise and		ended	Slow channel (max speed)	TBD	TBD	-	
SINAD	distortion		Differential	Fast channel (max speed)	TBD	TBD	-	
	ratio		Dillerential	Slow channel (max speed)	TBD	TBD	-	dB
			Single	Fast channel (max speed)	TBD	TBD	-	uБ
CNID	Signal-to-		ended	Slow channel (max speed)	TBD	TBD	-	
SNR	noise ratio		Differential	Fast channel (max speed)	TBD	TBD	-	
			Differential	Slow channel (max speed)	TBD	TBD	-	



Table 66. ADC accuracy - limited test conditions $4^{(1)(2)(3)}$ (continued)

Sym- bol	Parameter		Conditions ⁽⁴⁾					Unit
		ADC clock frequency ≤	Single	Fast channel (max speed)	-	TBD	TBD	
Total THD harmonic distortion		26 MHz,	ended	Slow channel (max speed)	-	TBD	TBD	dB
		1.62 V ≤ V _{DDA} = VREF+ ≤ 3.6 V,	Differential	Fast channel (max speed)	-	TBD	TBD	uБ
		Voltage scaling Range 2	Dillerential	Slow channel (max speed)	ı	TBD	TBD	

1. Guaranteed by design.

148/215

- 2. ADC DC accuracy values are measured after internal calibration.
- ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this
 significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a
 Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enable when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4 V). It is disable when $V_{DDA} \ge 2.4$ V. No oversampling.



DS12712 Rev 0.1





Figure 27. ADC accuracy characteristics

Figure 28. Typical connection diagram using the ADC



- 1. Refer to Table 61: ADC characteristics for the values of RAIN and CADC.
- C_{parasitic} represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (refer to *Table 54: I/O static characteristics* for the value of the pad capacitance). A high C_{parasitic} value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.
- 3. Refer to Table 54: I/O static characteristics for the values of I_{lkg}.

General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 15: Power supply scheme*. The decoupling capacitor on V_{DDA} should be ceramic (good quality) and it should be placed as close as possible to the chip.



5.3.19 Digital-to-Analog converter characteristics

Table 67. DAC 1MSPS characteristics⁽¹⁾

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
V_{DDA}	Analog supply voltage for DAC ON	DAC output bu pin not connec connection only		1.71	-	3.6	
		Other modes		1.80	-		
V _{REF+}	Positive reference voltage	DAC output bu pin not connec connection only		1.71	-	V _{DDA}	V
		Other modes		1.80	-		
V_{REF}	Negative reference voltage		l l	V _{SSA}		=	
R_{L}	Resistive load	DAC output buffer ON connected to V _{SSA} connected to V _{DDA}		5 25	-	-	kΩ
R _O	Output Impedance	Connected to ADDA		9.6	11.7	13.8	kΩ
	Output impedance sample	V _{DD} = 2.7 V		-	-	2	
R_{BON}	and hold mode, output buffer ON	V _{DD} = 2.0 V		-	-	3.5	kΩ
_	Output impedance sample	$V_{DD} = 2.7 \text{ V}$ $V_{DD} = 2.0 \text{ V}$		-	-	16.5	
R_{BOFF}	and hold mode, output buffer OFF			-	-	18.0	kΩ
C_L	Canacitive land	DAC output bu	ffer ON	-	-	50	pF
C _{SH}	Capacitive load	Sample and ho	old mode	-	0.1	1	μF
V _{DAC_OUT}	Voltage on DAC_OUT	DAC output bu	ffer ON	0.2	-	V _{REF+} - 0.2	V
27.0_00.	output	DAC output bu	ffer OFF	0	-	V _{REF+}	
			±0.5 LSB	-	1.7	3	
	Settling time (full scale: for a 12-bit code transition	Normal mode DAC output	±1 LSB	-	1.6	2.9	
	between the lowest and the	buffer ON	±2 LSB	-	1.55	2.85	
t _{SETTLING}	highest input codes when DAC_OUT reaches final	CL ≤ 50 pF, RL ≥ 5 kΩ	±4 LSB	-	1.48	2.8	μs
	value ±0.5LSB, ±1 LSB,		±8 LSB	-	1.4	2.75	
	±2 LSB, ±4 LSB, ±8 LSB)	Normal mode [OFF, ±1LSB, C	DAC output buffer CL = 10 pF	-	2	2.5	
(2)	Wakeup time from off state (setting the ENx bit in the	Normal mode DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	4.2	7.5	
t _{WAKEUP} ⁽²⁾	DAC Control register) until final value ±1 LSB	Normal mode DAC output buffer OFF, CL ≤ 10 pF		-	2	5	- µs
PSRR	V _{DDA} supply rejection ratio	Normal mode I CL ≤ 50 pF, RL	DAC output buffer ON . = 5 kΩ, DC	-	-80	-28	dB



Table 67. DAC 1MSPS characteristics⁽¹⁾ (continued)

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
T _{W_to_W}	Minimal time between two consecutive writes into the DAC_DORx register to guarantee a correct DAC_OUT for a small variation of the input code (1 LSB) DAC_MCR:MODEx[2:0] = 000 or 001 DAC_MCR:MODEx[2:0] = 010 or 011	CL ≤ 50 pF, RL CL ≤ 10 pF	. ≥ 5 kΩ	1	-	-	μs
	Compling time in comple	DAC_OUT	DAC output buffer ON, C _{SH} = 100 nF	-	0.7	3.5	ms
t _{SAMP}	Sampling time in sample and hold mode (code transition between the lowest input code and the highest input code when DACOUT reaches final value ±1LSB)	pin connected	DAC output buffer OFF, C _{SH} = 100 nF	-	10.5	18	1113
		DAC_OUT pin not connected (internal connection only)	DAC output buffer OFF	_	2	3.5	μs
I _{leak}	Output leakage current	Sample and ho DAC_OUT pin		-	-	_(3)	nA
Cl _{int}	Internal sample and hold capacitor	0		5.2	7	8.8	pF
t _{TRIM}	Middle code offset trim time	DAC output bu	ffer ON	50	-	-	μs
V	Middle code offset for 1 trim	V _{REF+} = 3.6 V		-	1500	-	μV
V _{offset}	code step	V _{REF+} = 1.8 V		-	750	-	μν
		DAC output	No load, middle code (0x800)	ı	315	500	
	6	buffer ON	No load, worst code (0xF1C)	-	450	670	
I _{DDA} (DAC)	DAC consumption from V _{DDA}	DAC output buffer OFF	No load, middle code (0x800)	-	-	0.2	μΑ
		Sample and hold mode, C _{SH} = 100 nF		-	315 x Ton/(Ton +Toff) (4)	670 x Ton/(Ton +Toff) (4)	



Symbol	Parameter	Co	Min	Тур	Max	Unit	
	DAC consumption from V _{REF+}	DAC output	No load, middle code (0x800)	-	185	240	
		buffer ON	No load, worst code (0xF1C)	-	340	400	
		DAC output buffer OFF	No load, middle code (0x800)	-	155	205	
I _{DDV} (DAC)		Sample and hold mode, buffer ON, C _{SH} = 100 nF, worst case		-	185 _x Ton/(Ton +Toff) (4)	400 x Ton/(Ton +Toff) (4)	μА
		Sample and hold mode, buffer OFF, C _{SH} = 100 nF, worst case			155 _x Ton/(Ton +Toff) (4)	205 _x Ton/(Ton +Toff) (4)	

Table 67. DAC 1MSPS characteristics⁽¹⁾ (continued)

- 1. Guaranteed by design.
- In buffered mode, the output can overshoot above the final value for low input code (starting from min value).
- 3. Refer to Table 54: I/O static characteristics.
- 4. Ton is the Refresh phase duration. Toff is the Hold phase duration. Refer to RM0440 reference manual for more details.




Figure 29. 12-bit buffered / non-buffered DAC

 The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.

Table 68. DAC 1MSPS accuracy⁽¹⁾

Symbol	Parameter	Condition	าร	Min	Тур	Max	Unit	
DNII	Differential non	DAC output buffer ON		TBD	TBD	TBD		
DNL	linearity (2)	DAC output buffer OFF		TBD	TBD	TBD		
-	monotonicity	10 bits		TBD	TBD	TBD		
INL	Integral non linearity ⁽³⁾	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		TBD	TBD	TBD		
IIVE		DAC output buffer OFF CL ≤ 50 pF, no RL		TBD	TBD	TBD		
		DAC output buffer ON	V _{REF+} = 3.6 V	TBD	TBD	TBD	LCD	
	Offset error at code 0x800 ⁽³⁾	CL ≤ 50 pF, RL ≥ 5 kΩ	V _{REF+} = 1.8 V	TBD	TBD	TBD	LSB	
		DAC output buffer OFF CL ≤ 50 pF, no RL	6	TBD	TBD	TBD		
Offset1	Offset error at code 0x001 ⁽⁴⁾	DAC output buffer OFF ◆ CL ≤ 50 pF, no RL		TBD	TBD	TBD		
OffsetCal	Offset Error at code 0x800	DAC output buffer ON	V _{REF+} = 3.6 V	TBD	TBD	TBD		
Olisetodi	after calibration	CL ≤ 50 pF, RL ≥ 5 kΩ	V _{REF+} = 1.8 V	TBD	TBD	TBD		
Gain	Gain error ⁽⁵⁾	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		TBD	TBD	TBD	%	
Guiii		DAC output buffer OFF CL ≤ 50 pF, no RL		TBD	TBD	TBD	70	
TUE	Total unadjusted	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		TBD	TBD	TBD	LSB	
TOL	error	DAC output buffer OFF CL ≤ 50 pF, no RL		TBD	TBD	TBD	LOD	
TUECal	Total unadjusted error after calibration	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		TBD	TBD	TBD	LSB	
SNR	Signal-to-noise	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ 1 kHz, BW 500 kHz		TBD	TBD	TBD	dD	
SINK	ratio	DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz BW 500 kHz		TBD	TBD	TBD	— dB	
THD	Total harmonic	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ, 1 l	kHz	TBD	TBD	TBD	dB	
וחט	distortion	DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz		TBD	TBD	TBD	UD	

Table 68. DAC 1MSPS	accuracy ⁽¹⁾	(continued)
---------------------	-------------------------	-------------

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
SINAD	Signal-to-noise and distortion ratio	DAC output buffer ON CL \leq 50 pF, RL \geq 5 k Ω , 1 kHz	TBD	TBD	TBD	dB	
		DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz	TBD	TBD	TBD		
ENOB	Effective number of bits	DAC output buffer ON CL \leq 50 pF, RL \geq 5 k Ω , 1 kHz	TBD	TBD	TBD	hita	
		DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz	TBD	TBD	TBD	bits	

- 1. Guaranteed by design.
- 2. Difference between two consecutive codes 1 LSB.
- 3. Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095.
- 4. Difference between the value measured at Code (0x001) and the ideal value.
- Difference between ideal slope of the transfer function and measured slope computed from code 0x000 and 0xFFF when buffer is OFF, and from code giving 0.2 V and (V_{REF+} – 0.2) V when buffer is ON.

Table 69. DAC 15MSPS characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA}	Analog supply voltage for DAC ON	6	1.71	-	3.6	
V _{REF+}	Positive reference voltage		1.71	-	V_{DDA}	V
V _{REF-}	Negative reference voltage			V_{SSA}		
R _O	Output Impedance	-	TBD	TBD	TBD	kΩ
R _{BOFF}	Output impedance sample	V _{DD} = 2.7 V	-	-	TBD	kΩ
LBOFF	$V_{DD} = 2.0 \text{ V}$		-	-	TBD	K\$2
C _L	Capacitive load	Sample and hold mode	_	TBD	TBD	μF
C _{SH}	Capacitive load	Campio ana noia moac			100	М
V _{DAC_OUT}	Voltage on DAC_OUT output	-	0	-	V _{REF+}	V
t _{SETTLING}	Settling time (full scale: for a 12-bit code transition between the lowest and the highest input codes when DAC_OUT reaches final value ±0.5LSB, ±1 LSB, ±2 LSB, ±4 LSB, ±8 LSB)	Normal mode ±1LSB, CL = 10 pF	TBD	TBD	TBD	TBD
t _{WAKEUP} (2)	Wakeup time from off state (setting the ENx bit in the DAC Control register) until final value ±1 LSB	Normal mode CL ≤ 10 pF	TBD	TBD	TBD	TBD
PSRR	V _{DDA} supply rejection ratio	Normal mode $CL \le 50$ pF, $RL = 5$ k Ω , DC	-	TBD	TBD	dB

Table 69. DAC 15MSPS characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{W_to_W}	Minimal time between two consecutive writes into the DAC_DORx register to guarantee a correct DAC_OUT for a small variation of the input code (1 LSB) DAC_MCR:MODEx[2:0] = 000 or 001 DAC_MCR:MODEx[2:0] = 010 or 011	CL ≤ 50 pF, RL ≥ 5 k Ω CL ≤ 10 pF	TBD TBD	-	-	μѕ
t _{SAMP}	Sampling time in sample and hold mode (code transition between the lowest input code and the highest input code when DACOUT reaches final value ±1LSB)		-	TBD	TBD	μs
Cl _{int}	Internal sample and hold capacitor		TBD	TBD	TBD	pF
t _{TRIM}	Middle code offset trim time	-	TBD	-	-	μs
V _{offset}	Middle code offset for 1 trim	V _{REF+} = 3.6 V	-	TBD	-	μV
• опѕет	code step	V _{REF+} = 1.8 V	-	TBD	-	۳۷
	DAC consumption from	No load, middle code (0x800)	-	-	TBD	
I _{DDA} (DAC)	V _{DDA}	Sample and hold mode, C _{SH} = 100 nF	-	TBD	TBD	
	DAC consumption from	No load, middle code (0x800)	-	TBD	TBD	μA
I _{DDV} (DAC)	V _{REF+}	Sample and hold mode, C _{SH} = 100 nF, worst case	-	TBD	TBD	

Guaranteed by design.

^{2.} In buffered mode, the output can overshoot above the final value for low input code (starting from min value).

Table 70. DAC 15MSPS accuracy⁽¹⁾

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
DNL	Differential non linearity (2)	-		TBD	TBD	TBD	
-	monotonicity	10 bits		TBD	TBD	TBD	
INL	Integral non linearity ⁽³⁾	CL ≤ 50 pF, no RL		TBD	TBD	TBD	
Offset	Offset error at code 0x800 ⁽³⁾	CL ≤ 50 pF, no RL		TBD	TBD	TBD	LSB
Offset1	Offset error at code 0x001 ⁽⁴⁾	CL ≤ 50 pF, no RL	Q	TBD	TBD	TBD	
0#+0-1	Offset Error at code	01 450 = 5 01 > 5 1:0	V _{REF+} = 3.6 V	TBD	TBD	TBD	
OffsetCal	0x800 after calibration	CL ≤ 50 pF, RL ≥ 5 kΩ	V _{REF+} = 1.8 V	TBD	TBD	TBD	
Gain	Gain error ⁽⁵⁾	CL ≤ 50 pF, no RL		TBD	TBD	TBD	%
TUE	Total unadjusted error	CL ≤ 50 pF, no RL		TBD	TBD	TBD	LSB
TUECal	Total unadjusted error after calibration	CL ≤ 50 pF, RL ≥ 5 kΩ		TBD	TBD	TBD	LSB
SNR	Signal-to-noise ratio	CL ≤ 50 pF, no RL, 1 kHz	: BW 500 kHz	TBD	TBD	TBD	dB
THD	Total harmonic distortion	CL ≤ 50 pF, no RL, 1 kHz					dB
	Signal-to-noise and	(/)		TBD	TBD	TBD	
SINAD	distortion ratio	CL ≤ 50 pF, no RL, 1 kHz		TBD	TBD	TBD	dB
ENOB	Effective number of bits	CL ≤ 50 pF, no RL, 1 kHz		TBD	TBD	TBD	bits

- 1. Guaranteed by design.
- 2. Difference between two consecutive codes 1 LSB.
- 3. Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095.
- 4. Difference between the value measured at Code (0x001) and the ideal value.
- 5. Difference between ideal slope of the transfer function and measured slope computed from code 0x000 and 0xFFF.

5.3.20 Voltage reference buffer characteristics

Table 71. VREFBUF characteristics⁽¹⁾

Symbol	Parameter	Condit	ions	Min	Тур	Max	Unit
			V _{RS} = 00	TBD	TBD	TBD	
		Normal mode	V _{RS} = 01	TBD	TBD	TBD	
\/	Analog supply		V _{RS} = 10	TBD	TBD	TBD	
V_{DDA}	voltage		V _{RS} = 00	TBD	TBD	TBD	
		Degraded mode ⁽²⁾	V _{RS} = 01	TBD	TBD	TBD	
			V _{RS} = 10	TBD	TBD	TBD	V
			V _{RS} = 00	TBD	TBD	TBD	
		Normal mode ⁽³⁾	V _{RS} = 01	TBD	TBD	TBD	
V _{REFBUF_}			V _{RS} = 10	TBD	TBD	TBD	
OUT	output		V _{RS} = 00	TBD	TBD	TBD	
		Degraded mode ⁽²⁾	V _{RS} = 01	TBD	TBD	TBD	
		V _{RS} = 10	TBD	TBD	TBD		
V _{REFOUT}	Voltage reference output spread over the temperature range	V _{DDA} = 3V		-	-	TBD	mV
ΔV _{REFOUT} _	Voltage reference output spread over the main supply VDD range	V _{DDA} = 3V	V	-	-	TBD	mV
TRIM	Trim step resolution	-	-	TBD	TBD	TBD	%
CL	Load capacitor	-	-	TBD	TBD	TBD	μF
esr	Equivalent Serial Resistor of Cload	-	-	TBD	TBD	TBD	Ω
I _{load}	Static load current	-	-	TBD	TBD	TBD	mA
	Line regulation	2.8 V ≤ V _{DDA} ≤	I _{load} = 500 μA	TBD	TBD	TBD	nnm/\/
I _{line_reg}	Line regulation	3.6 V	I _{load} = 4 mA	TBD	TBD	TBD	- ppm/V
I _{load_reg}	Load regulation	500 μA ≤ I _{load} ≤4 mA	Normal mode	TBD	TBD	TBD	ppm/mA
_	Temperature	-40 °C < TJ < +125 °C		TBD	TBD	TBD	nnm/°C
T _{Coeff}	coefficient	0 °C < TJ < +50 °C		TBD	TBD	TBD	ppm/ °C
A _{Coeff}	Long-term stability	1000 hours, T= 25	°C	-	-	TBD	ppm
Denn	Power supply	DC		TBD	TBD	TBD	40
PSRR	rejection	100 kHz		TBD	TBD	TBD	dB



Symbol	Parameter	Conditi	Conditions		Тур	Max	Unit
		$CL = 0.5 \mu F^{(4)}$		TBD	TBD	TBD	
t _{START}	Start-up time	ne $CL = 1.1 \mu F^{(4)}$ $CL = 1.5 \mu F^{(4)}$		TBD	TBD	TBD	μs
				TBD	TBD	TBD	
Inrush	Control of maximum DC current drive on VREFBUF_ OUT during start- up phase (5)	-	-	TBD	TBD	TBD	mA
	VREFBUF	I _{load} = 0 μA		TBD	TBD	TBD	
I _{DDA} (VREF BUF)	consumption from	I _{load} = 500 μA		TBD	TBD	TBD	μΑ
,	V_{DDA}	I _{load} = 4 mA	X	TBD	TBD	TBD	
	VREFBUF	I _{load} = 0 μA		TBD	TBD	TBD	
I _{VDD} consumption from	I _{load} = 500 μA	,, U	TBD	TBD	TBD	μΑ	
	V_{DD}	I _{load} = 4 mA		TBD	TBD	TBD	

- 1. Guaranteed by design, unless otherwise specified.
- 2. In degraded mode, the voltage reference buffer can not maintain accurately the output voltage which will follow (VDDA drop voltage).
- 3. Guaranteed by characterization results.
- 4. The capacitive load must include a 100 nF capacitor in order to cut-off the high frequency noise.
- To correctly control the VREFBUF inrush current during start-up phase and scaling change, the V_{DDA} voltage should be in the range [2.4 V to 3.6 V] and [2.8 V to 3.6 V] respectively for V_{RS} = 0 and V_{RS} = 1.



5.3.21 Comparator characteristics

Table 72. COMP characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DDA}	Analog supply voltage	-	TBD	TBD	TBD	
V _{IN}	Comparator input voltage range	-	TBD	TBD	TBD	V
V _{BG} ⁽²⁾	Scaler input voltage	-	TBD	TBD	TBD	
V _{SC}	Scaler offset voltage	-	TBD	TBD	TBD	mV
I _{DDA} (SCALER)	Scaler static consumption	BRG_EN=0 (bridge disable)	TBD	TBD	TBD	nA
IDDA(SCALER)	from V _{DDA}	BRG_EN=1 (bridge enable)	TBD	TBD	TBD	μΑ
t _{START_SCALER}	Scaler startup time	- (7)	TBD	TBD	TBD	μs
	Comparator startup time to	V _{DDA} ≥ 2.7 V	TBD	TBD	TBD	
t _{START}	reach propagation delay specification	V _{DDA} < 2.7 V	TBD	TBD	TBD	μs
	Propagation delay (From	V _{DDA} ≥ 2.7 V (DEGLITCH = 0)	TBD	TBD	TBD	ns
t _D ⁽³⁾	COMP input pin to COMP output pin) for 200 mV step	V _{DDA} ≥ 2.7 V (DEGLITCH = 1)	TBD	TBD	TBD	20
	with 100 mV overdrive	V _{DDA} < 2.7 V	TBD	TBD	TBD	ns
V _{offset}	Comparator offset error	Full common mode range	TBD	TBD	TBD	mV
		HYST[2:0] = 0	TBD	TBD	TBD	
		HYST[2:0] = 1	TBD	TBD	TBD	
		HYST[2:0] = 2	TBD	TBD	TBD	
V	Comparator byotomais	HYST[2:0] = 3	TBD	TBD	TBD	m\/
V_{hys}	Comparator hysteresis	HYST[2:0] = 4	TBD	TBD	TBD	mV
		HYST[2:0] = 5	TBD	TBD	TBD	
		HYST[2:0] = 6	TBD	TBD	TBD	
		HYST[2:0] = 7	TBD	TBD	TBD	
	Comparator consumerties	Static	TBD	TBD	TBD	
I _{DDA} (COMP)	Comparator consumption from V _{DDA}	With 50 kHz ±100 mV overdrive square signal	TBD	TBD	TBD	μΑ
l _{bias}	Comparator input bias current	-	TBD	TBD	TBD (4)	nA

^{1.} Guaranteed by design, unless otherwise specified.

^{2.} Refer to Table 19: Embedded internal voltage reference.

^{3.} Guaranteed by characterization results.

^{4.} Mostly I/O leakage when used in analog mode. Refer to I_{lkg} parameter in *Table 54: I/O static characteristics*.

5.3.22 Operational amplifiers characteristics

Table 73. OPAMP characteristics⁽¹⁾

Symbol	Parameter	Con	ditions	Min	Тур	Max	Unit
V _{DDA}	Analog supply voltage		-	TBD	TBD	TBD	V
CMIR	Common mode input range		-	TBD	TBD	TBD	٧
VI _{OFFSET} (2)	Input offset	25 °C, No Load on	output.	TBD	TBD	TBD	mV
V OFFSET ?	voltage	All voltage/Temp.		TBD	TBD	TBD	IIIV
ΔVI _{OFFSET}	Input offset	Normal mode	\mathcal{O}^{*}	TBD	TBD	TBD	μV/°C
AVIOFFSET	voltage drift	High-speed mode	71	TBD	TBD	TBD	μν/ Ο
TRIMOFFSETP TRIMLPOFFSETP	Offset trim step at low common input voltage (0.1 x V _{DDA})		ÖZ	TBD	TBD	TBD	- mV
TRIMOFFSETN TRIMLPOFFSETN	Offset trim step at high common input voltage (0.9 x V _{DDA})			TBD	TBD	TBD	1110
I _{LOAD}	Drive current	Normal mode	V _{DDA} ≥ 2 V	TBD	TBD	TBD	
LOAD	Brive current	High-speed mode	VDDA = 2 V	TBD	TBD	TBD	μA
I _{LOAD_PGA}	Drive current in	Normal mode	- V _{DDA} ≥ 2 V	TBD	TBD	TBD	μ, τ
LOAD_PGA	PGA mode	High-speed mode	VDDA = 2 V	TBD	TBD	TBD	
R _{LOAD}	Resistive load (connected to	Normal mode	- V _{DDA} < 2 V	TBD	TBD	TBD	
LOAD	VSSA or to VDDA)	High-speed mode	VDDA 12 V	TBD	TBD	TBD	kΩ
D	Resistive load in PGA mode (connected to	Normal mode	V < 2 V	TBD	TBD	TBD	KZ2
R _{LOAD_PGA}	VSSA or to V _{DDA})	High-speed mode	V _{DDA} < 2 V	TBD	TBD	TBD	
C _{LOAD}	Capacitive load		-	TBD	TBD	TBD	pF
CMRR	Common mode	Normal mode		TBD	TBD	TBD	dB
CIVIER	rejection ratio	High-speed mode		TBD	TBD	TBD	uD
PSRR	Power supply	Normal mode	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 4 \text{ k}\Omega \text{ DC}$	TBD	TBD	TBD	dB
TORK	rejection ratio	High-speed mode	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 20 \text{ k}\Omega \text{ DC}$	TBD	TBD	TBD	QD



Table 73. OPAMP characteristics⁽¹⁾ (continued)

Symbol	Parameter	Con	ditions	Min	Тур	Max	Unit
		Normal mode	V _{DDA} ≥ 2.4 V	TBD	TBD	TBD	
GBW	Gain Bandwidth	High-speed mode	(OPA_RANGE = 1)	TBD	TBD	TBD	kHz
GBVV	Product	Normal mode	V _{DDA} < 2.4 V	TBD	TBD	TBD	KIZ
		High-speed mode	(OPA_RANGE = 0)	TBD	TBD	TBD	
	Classinata	Normal mode	V > 2.4.V	TBD	TBD	TBD	
SR ⁽²⁾	Slew rate (from 10 and	High-speed mode	V _{DDA} ≥ 2.4 V	TBD	TBD	TBD	V/ma
SR ⁽⁻⁾	90% of output	Normal mode	V 424V	TBD	TBD	TBD	V/ms
	voltage)	High-speed mode	V _{DDA} < 2.4 V	TBD	TBD	TBD	
40	Onen leen main	Normal mode	71	TBD	TBD	TBD	ر ا
AO	Open loop gain	High-speed mode	7	TBD	TBD	TBD	dB
V (2)	High saturation	Normal mode	I _{load} = max or R _{load} =	TBD	TBD	TBD	mV
V _{OHSAT} ⁽²⁾	voltage	High-speed mode	min Input at V _{DDA} .	TBD	TBD	TBD	\
V (2)	Low saturation	Normal mode	I _{load} = max or R _{load} =	TBD	TBD	TBD	
V _{OLSAT} ⁽²⁾	voltage	High-speed mode	min Input at 0.	TBD	TBD	TBD	
_	Dhaga marsin	Normal mode		TBD	TBD	TBD	0
Φ_{m}	Phase margin	High-speed mode		TBD	TBD	TBD	
CM	Coin monein	Normal mode		TBD	TBD	TBD	ر ا
GM	Gain margin	High-speed mode		TBD	TBD	TBD	dB
t _{WAKEUP} (2)	Wake up time	Normal mode	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 4 \text{ k}\Omega$ follower configuration	TBD	TBD	TBD	116
WAKEUP` '	from OFF state.	High-speed mode	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 20 \text{ k}\Omega$ follower configuration	TBD	TBD	TBD	μs
I _{bias}	OPAMP input bias current		-	TBD	TBD	TBD	nA

Table 73. OPAMP characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
			-	2	-	
			-	4	-	
	Non inverting		-	8	-	
	gain value	-	-	16	-	_
PGA gain ⁽²⁾			-	32	-	
			-	64	-	
			ı	-1	ı	
			-	-3	-	
	Inverting gain		-	-7	-	
	value	- 20	-	-15	-	_
			-	-31	-	
		,0	-	-63	-	
		PGA Gain = 2	TBD	TBD	TBD	
		PGA Gain = 4	TBD	TBD	TBD	
		PGA Gain = 8	TBD	TBD	TBD	
		PGA Gain = 16	TBD	TBD	TBD	
	R2/R1 internal	PGA Gain = 32	TBD	TBD	TBD	
D	resistance	PGA Gain = 64	TBD	TBD	TBD	kΩ/kΩ
R _{network}	values in PGA mode ⁽³⁾	PGA Gain = -1	TBD	TBD	TBD	K22/K22
	mode	PGA Gain = -3	TBD	TBD	TBD	
		PGA Gain = -7	TBD	TBD	TBD	
		PGA Gain = -15	TBD	TBD	TBD	
		PGA Gain = -31	TBD	TBD	TBD	
		PGA Gain = -63	TBD	TBD	TBD	
Delta R	Resistance variation (R1 or R2)	-	TBD	TBD	TBD	%
PGA gain error	PGA gain error	-	TBD	TBD	TBD	%

Table 73. OPAMP characteristics⁽¹⁾ (continued)

Symbol	Parameter	Con	ditions	Min	Тур	Max	Unit
		Gain = 2	-	TBD	TBD	TBD	
		Gain = 4	-	TBD	TBD	TBD	
	PGA bandwidth for different non	Gain = 8	-	TBD	TBD	TBD	MHz
	inverting gain	Gain = 16	-	TBD	TBD	TBD	IVIITZ
		Gain = 32	-	TBD	TBD	TBD	
PGA BW		Gain = 64	-	TBD	TBD	TBD	
PGA BW		Gain = -1	-	TBD	TBD	TBD	
		Gain = -3	- 0	TBD	TBD	TBD	
	PGA bandwidth for different	Gain = -7	71	TBD	TBD	TBD	MHz
	inverting gain	Gain = -15		TBD	TBD	TBD	IVII IZ
		Gain = -31	_	TBD	TBD	TBD	
		Gain = -63	U -/	TBD	TBD	TBD	
		Normal mode	at 1 kHz, Output loaded with 4 kΩ	TBD	TBD	TBD	
eN	Voltage noise	High-speed mode	at 1 kHz, Output loaded with 20 kΩ	TBD	TBD	TBD	nV/√Hz
ем	density	Normal mode	at 10 kHz, Output loaded with 4 kΩ	TBD	TBD	TBD	11107 1112
		High-speed mode	at 10 kHz, Output loaded with 20 kΩ	TBD	TBD	TBD	
(0.004.15)(2)	OPAMP	Normal mode	no Load, quiescent	TBD	TBD	TBD	
I _{DDA} (OPAMP) ⁽²⁾	consumption from VDDA	High-speed mode	mode	TBD	TBD	TBD	μA

^{1.} Guaranteed by design, unless otherwise specified.

^{2.} Guaranteed by characterization results.

^{3.} R2 is the internal resistance between OPAMP output and OPAMP inverting input. R1 is the internal resistance between OPAMP inverting input and ground. The PGA gain =1+R2/R1

5.3.23 Temperature sensor characteristics

Table 74. TS characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T _L ⁽¹⁾	V _{TS} linearity with temperature	TBD	TBD	TBD	°C
Avg_Slope ⁽²⁾	Average slope	TBD	TBD	TBD	mV/°C
V ₃₀	Voltage at 30°C (±5 °C) ⁽³⁾	TBD	TBD	TBD	V
t _{START} (TS_BUF) ⁽¹⁾	Sensor Buffer Start-up time in continuous mode ⁽⁴⁾	TBD	TBD	TBD	μs
t _{START} ⁽¹⁾	Start-up time when entering in continuous mode ⁽⁴⁾	TBD	TBD	TBD	μs
t _{S_temp} (1)	ADC sampling time when reading the temperature	TBD	TBD	TBD	μs
I _{DD} (TS) ⁽¹⁾	Temperature sensor consumption from V_{DD} , when selected by ADC	TBD	TBD	TBD	μА

- 1. Guaranteed by design.
- 2. Guaranteed by characterization results.
- 3. Measured at V_{DDA} = 3.0 V ±10 mV. The V_{30} ADC conversion result is stored in the TS_CAL1 byte. Refer to Table 5: Temperature sensor calibration values.
- Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.

5.3.24 V_{BAT} monitoring characteristics

Table 75. V_{BAT} monitoring characteristics

Symbol	Parameter	Min	Тур	Max	Unit
R	Resistor bridge for V _{BAT}	TBD	TBD	TBD	kΩ
Q	Ratio on V _{BAT} measurement	TBD	3	TBD	-
Er ⁽¹⁾	Error on Q	TBD	TBD	TBD	%
t _{S_vbat} ⁽¹⁾	ADC sampling time when reading the VBAT	TBD	TBD	TBD	μs

1. Guaranteed by design.

Table 76. V_{BAT} charging characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{BC}	Battery	VBRS = 0	TBD	5	TBD	kΩ
	charging resistor	VBRS = 1	TBD	1.5	TBD	

5.3.25 Timer characteristics

The parameters given in the following tables are guaranteed by design.

Refer to *Section 5.3.14: I/O port characteristics* for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 77. TIMx⁽¹⁾ characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
+	Timer resolution time	-	1	-	t _{TIMxCLK}
t _{res(TIM)}	Timer resolution time	f _{TIMxCLK} = 150 MHz	6.66	-	ns
	Timer external clock	-	0	f _{TIMxCLK} /2	MHz
f _{EXT}	frequency on CH1 to CH4	f _{TIMxCLK} = 150 MHz	0	75	MHz
Res _{TIM}	Timer resolution	TIMx (except TIM2 and TIM5)	-	16	bit
		TIM2 and TIM5	-	32	
t	16-bit counter clock		1	65536	t _{TIMxCLK}
t _{COUNTER}	period	f _{TIMxCLK} = 150 MHz	0.00666	436.9	μs
	Maximum possible	/ -/ /	-	65536 × 65536	t _{TIMxCLK}
t _{MAX_COUNT}	count with 32-bit counter	f _{TIMxCLK} = 150 MHz	-	28.63	s
f	Encoder frequency on	-	0	f _{TIMxCLK} /4	MHz
f _{ENC}	TI1 and TI2 input pins	f _{TIMxCLK} = 150MHz	0	37.5	MHz
t _{W(INDEX)}	Index pulsewidth on ETR input		2	-	Tck
t _{W(TI1, TI2)}	Min pulsewidth on TI1 and TI2 inputs in all encoder modes except directional clock x1	-	2	-	Tck
	Min pulsewidth on TI1 and TI2 inputs in directional clock x1	-	3	-	Tck

^{1.} TIMx is used as a general term in which x stands for 1,2,3,4,5,6,7,8,15,16, 17 or 20.



Prescaler divider	PR[2:0] bits	Min timeout RL[11:0]= 0x000	Max timeout RL[11:0]= 0xFFF	Unit
/4	0	0.125	512	
/8	1	0.250	1024	
/16	2	0.500	2048	
/32	3	1.0	4096	ms
/64	4	2.0	8192	
/128	5	4.0	16384	
/256	6 or 7	8.0	32768	

Table 78. IWDG min/max timeout period at 32 kHz (LSI)⁽¹⁾

The exact timings still depend on the phasing of the APB interface clock versus the LSI clock so that there
is always a full RC period of uncertainty.

Prescaler	WDGTB	Min timeout value	Max timeout value	Unit
1	0	TBD	TBD	
2	1	TBD	TBD	ms
4	2	TBD	TBD	1115
8	3	TBD	TBD	

Table 79. WWDG min/max timeout value at 150 MHz (PCLK)

5.3.26 Communication interfaces characteristics

I²C interface characteristics

The I2C interface meets the timings requirements of the I²C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I2C timings requirements are guaranteed by design when the I2C peripheral is properly configured (refer to RM0440 reference manual).

The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V_{DD} is disabled, but is still present. Only FT_f I/O pins support Fm+ low level output current maximum requirement. Refer to Section 5.3.14: I/O port characteristics for the I2C I/Os characteristics.

All I2C SDA and SCL I/Os embed an analog filter. Refer to *Table 80* below for the analog filter characteristics:



Table 80. I2C analog filter characteristics⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{AF}	Maximum pulse width of spikes that are suppressed by the analog filter	50 ⁽²⁾	260 ⁽³⁾	ns

- 1. Guaranteed by design.
- 2. Spikes with widths below $t_{AF(min)}$ are filtered.
- 3. Spikes with widths above $t_{\text{AF}(\text{max})}$ are not filtered

SPI characteristics

Unless otherwise specified, the parameters given in *Table 81* for SPI are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and supply voltage conditions summarized in *Table 16: General operating conditions*.

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5 x V_{DD}

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

Table 81. SPI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max ⁽²⁾	Unit
	f_{SCK} SPI clock frequency	Master mode 2.7 V < V _{DD} < 3.6 V Voltage Range V1	TBD	TBD	TBD	
		Master mode 1.71 V < V _{DD} < 3.6 V Voltage Range V1	TBD	TBD	TBD	
		Master transmitter mode 1.71 V < V _{DD} < 3.6 V Voltage Range V1	TBD	TBD	TBD	
f _{SCK} 1/t _{c(SCK)}		Slave receiver mode 1.71 V < V _{DD} < 3.6 V Voltage Range V1	TBD	TBD	TBD	MHz
		Slave mode transmitter/full duplex 2.7 V < V _{DD} < 3.6 V Voltage Range V1	TBD	TBD	TBD	
		Slave mode transmitter/full duplex 1.71 V < V _{DD} < 3.6 V Voltage Range V1	TBD	TBD	TBD	
		1.71 V < V _{DD} < 3.6 V Voltage Range V2	TBD	TBD	TBD	
t _{su(NSS)}	NSS setup time	Slave mode, SPI prescaler = 2	TBD	TBD	TBD	ns
t _{h(NSS)}	NSS hold time	Slave mode, SPI prescaler = 2	TBD	TBD	TBD	ns



Table 81. SPI characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max ⁽²⁾	Unit
t _{w(SCKH)}	SCK high and low time	Master mode	TBD	TBD	TBD	ns
t _{su(MI)}	Data input setup time	Master mode	TBD	TBD	TBD	ns
t _{su(SI)}	Data input setup time	Slave mode	TBD	TBD	TBD	115
t _{h(MI)}	Data input hold time	Master mode	TBD	TBD	TBD	ns
t _{h(SI)}	Data input noid time	Slave mode	TBD	TBD	TBD	115
t _{a(SO)}	Data output access time	Slave mode	TBD	TBD	TBD	ns
t _{dis(SO)}	Data output disable time	Slave mode	TBD	TBD	TBD	ns
		Slave mode 2.7 V < V _{DD} < 3.6 V Voltage Range V1	TBD	TBD	TBD	
t _{v(SO)}	Data output valid time	Slave mode 1.71 V < V _{DD} < 3.6 V Voltage Range V1	TBD	TBD	TBD	
		Slave mode 1.71 V < V _{DD} < 3.6 V Voltage Range V2	TBD	TBD	TBD	ns
t _{v(MO)}		Master mode	TBD	TBD	TBD	
t _{h(SO)}	Data output hold time	Slave mode 1.71 V < V _{DD} < 3.6 V	TBD	TBD	TBD	
t _{h(MO)}	Data output noid time	Master mode	TBD	TBD	TBD	

^{1.} Guaranteed by characterization results.




The maximum frequency in Slave transmitter mode is determined by the sum of tv(SO) and tsu(MI) which has to fit into SCK low or high-phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having tsu(MI) = 0 while Duty(SCK) = 50%.

NSS input -t_{c(SCK)} t_{h(NSS)} -t_{su(NSS)}-► t_{w(SCKH)}→ ←t_{r(SCK)}-CPHA=0 SCK input CPOL=0 CPHA=0 CPOL=1 ←t_{f(SCK)}-—t_{dis(SO)}► \leftarrow t_{w(SCKL)} \rightarrow MISO output First bit OUT Next bits OUT Last bit OUT MOSI input First bit IN Next bits IN Last bit IN MSv41658V1

Figure 30. SPI timing diagram - slave mode and CPHA = 0

Figure 31. SPI timing diagram - slave mode and CPHA = 1



1. Measurement points are done at CMOS levels: $0.3 V_{DD}$ and $0.7 V_{DD}$.




Figure 32. SPI timing diagram - master mode

1. Measurement points are done at CMOS levels: 0.3 V_{DD} and 0.7 V_{DD} .

SAI characteristics

Unless otherwise specified, the parameters given in *Table 82* for SAI are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 16: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5 x V_{DD}

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (CK,SD,FS).



Table 82. SAI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{MCLK}	SAI Main clock output	-	TBD	TBD	MHz
		Master transmitter 2.7 V ≤ V _{DD} ≤ 3.6 V Voltage Range 1	TBD	TBD	
		Master transmitter 1.71 V ≤ V _{DD} ≤ 3.6 V Voltage Range 1	TBD	TBD	
		Master receiver Voltage Range 1	TBD	TBD	
f _{CK}	SAI clock frequency ⁽²⁾	Slave transmitter 2.7 V \leq V _{DD} \leq 3.6 V Voltage Range 1	TBD	TBD	MHz
		Slave transmitter 1.71 V ≤ V _{DD} ≤ 3.6 V Voltage Range 1	TBD	TBD	
		Slave receiver Voltage Range 1	TBD	TBD	
		Voltage Range 2	TBD	TBD	
t	FS valid time	Master mode 2.7 V ≤ V _{DD} ≤ 3.6 V	TBD	TBD	ns
t _{v(FS)}	To valid time	Master mode $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}$	TBD	BD TBD	115
t _{h(FS)}	FS hold time	Master mode	TBD	TBD	ns
t _{su(FS)}	FS setup time	Slave mode	TBD	TBD	ns
t _{h(FS)}	FS hold time	Slave mode	TBD	TBD	ns
t _{su(SD_A_MR)}	Data input setup time	Master receiver	TBD	TBD	no
t _{su(SD_B_SR)}	Data input setup time	Slave receiver	TBD	TBD	ns
t _{h(SD_A_MR)}	Data input hold time	Master receiver	TBD	TBD	ns
t _{h(SD_B_SR)}	Data input noid time	Slave receiver	TBD	TBD	115
	Data output valid time	Slave transmitter (after enable edge) 2.7 $V \le V_{DD} \le 3.6 V$	TBD	TBD	
t _{v(SD_B_ST)}	Data output valid time	Slave transmitter (after enable edge) 1.71 V \leq V _{DD} \leq 3.6 V	TBD	TBD	ns
t _{h(SD_B_ST)}	Data output hold time	Slave transmitter (after enable edge)	TBD	TBD	ns
top	Data output valid time	Master transmitter (after enable edge) 2.7 V \leq V _{DD} \leq 3.6 V	TBD	TBD	ns
t _v (SD_A_MT)	Data output valid time	Master transmitter (after enable edge) 1.71 V \leq V _{DD} \leq 3.6 V	TBD	TBD	113
t _{h(SD_A_MT)}	Data output hold time	Master transmitter (after enable edge)	TBD	TBD	ns

^{1.} Guaranteed by characterization results.

^{2.} APB clock frequency must be at least twice SAI clock frequency.







Figure 33. SAI master timing waveforms

Figure 34. SAI slave timing waveforms



CAN (controller area network) interface

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (FDCANx_TX and FDCANx_RX).

USB characteristics

172/215

The device USB interface is fully compliant with the USB specification version 2.0 and is USB-IF certified (for Full-sp[eed device operation).

Table 83. USB electrical characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DD}	USB transceiver operating voltage		3.0 ⁽²⁾	-	3.6	V
t _{Crystal_less}	USB crystal less operation ter	mperature	-15	-	85	°C



Table 83.	USB elec	ctrical charac	cteristics ⁽¹⁾	(continued)
-----------	-----------------	----------------	---------------------------	-------------

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{PUI}	Embedded USB_DP pull-up v	Embedded USB_DP pull-up value during idle		1250	1500	Ω
R _{PUR}	Embedded USB_PD pull-up v	Embedded USB_PD pull-up value during reception		2300	3200	32
Z _{sDRV} ⁽³⁾	Output driver impedance ⁽⁴⁾	Driving high and low	28	36	44	Ω

- 1. TA = -40 to 125 °C unless otherwise specified.
- 2. The device USB functionality is ensured down to 2.7 V but not the full USB electrical characteristics, which are degraded in the 2.7-to-3.0 V voltage range.
- 3. Guarantee by design..
- No external termination series resistors are required on USB_PD (D+) and USB_DM (D-); the matching impedence is already included in the embedded driver.

5.3.27 FSMC characteristics

Unless otherwise specified, the parameters given in *Table 84* to *Table 97* for the FMC interface are derived from tests performed under the ambient temperature, f_{HCLK} frequency and V_{DD} supply voltage conditions summarized in *Table 16*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5 x V_{DD}

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output characteristics.

Asynchronous waveforms and timings

Figure 35 through Figure 38 represent asynchronous waveforms and Table 84 through Table 91 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- AddressSetupTime = 0x1
- AddressHoldTime = 0x1
- DataHoldTime = 0x1
- ByteLaneSetup = 0x1
- DataSetupTime = 0x1 (except for asynchronous NWAIT mode, DataSetupTime = 0x5)
- BusTurnAroundDuration = 0x0

In all timing tables, the THCLK is the HCLK clock period.






Figure 35. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms



Table 84. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	TBD	TBD	
t _{v(NOE_NE)}	FMC_NEx low to FMC_NOE low	TBD	TBD	
t _{w(NOE)}	FMC_NOE low time	TBD	TBD	
t _{h(NE_NOE)}	FMC_NOE high to FMC_NE high hold time	TBD	TBD	
t _{v(A_NE)}	FMC_NEx low to FMC_A valid	TBD	TBD	
t _{h(A_NOE)}	Address hold time after FMC_NOE high	TBD	TBD	ne
t _{su(Data_NE)}	Data to FMC_NEx high setup time	TBD	TBD	ns
t _{su(Data_NOE)}	Data to FMC_NOEx high setup time	TBD	TBD	
t _{h(Data_NOE)}	Data hold time after FMC_NOE high	TBD	TBD	
t _{h(Data_NE)}	Data hold time after FMC_NEx high	TBD	TBD	
t _{v(NADV_NE)}	FMC_NEx low to FMC_NADV low	TBD	TBD	
t _{w(NADV)}	FMC_NADV low time	TBD	TBD	

^{1.} CL = 30 pF.

Table 85. Asynchronous non-multiplexed SRAM/PSRAM/NOR read-NWAIT timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	TBD	TBD	
t _{w(NOE)}	FMC_NWE low time	TBD	TBD	
t _{w(NWAIT)}	FMC_NWAIT low time	TBD	TBD	ns
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	TBD	TBD	
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	TBD	TBD	

^{1.} CL = 30 pF.

^{2.} Guaranteed by characterization results.

^{2.} Guaranteed by characterization results.




Figure 36. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms

Table 86. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	TBD	TBD	
t _{v(NWE_NE)}	FMC_NEx low to FMC_NWE low	TBD	TBD	
t _{w(NWE)}	FMC_NWE low time	TBD	TBD	
t _{h(NE_NWE)}	FMC_NWE high to FMC_NE high hold time	TBD	TBD	
t _{v(A_NE)}	FMC_NEx low to FMC_A valid	TBD	TBD	
t _{h(A_NWE)}	Address hold time after FMC_NWE high	TBD	TBD	ns
t _{v(BL_NE)}	FMC_NEx low to FMC_BL valid	TBD	TBD	115
t _{h(BL_NWE)}	FMC_BL hold time after FMC_NWE high	TBD	TBD	
t _{v(Data_NE)}	Data to FMC_NEx low to Data valid	TBD	TBD	
t _{h(Data_NWE)}	Data hold time after FMC_NWE high	TBD	TBD	
t _{v(NADV_NE)}	FMC_NEx low to FMC_NADV low	TBD	TBD	
t _{w(NADV)}	FMC_NADV low time	TBD	TBD	

^{1.} CL = 30 pF.



^{2.} Guaranteed by characterization results.

Table 87. Asynchronous non-multiplexed SRAM/PSRAM/NOR write-NWAIT $timings^{(1)(2)}$

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	TBD	TBD	
t _{w(NWE)}	FMC_NWE low time	TBD	TBD	no
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	TBD	TBD	ns
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	TBD	TBD	

- 1. CL = 30 pF.
- 2. Guaranteed by characterization results.

Figure 37. Asynchronous multiplexed PSRAM/NOR read waveforms




Table 88. Asynchronous multiplexed PSRAM/NOR read timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	TBD	TBD	
t _{v(NOE_NE)}	FMC_NEx low to FMC_NOE low	TBD	TBD	
t _{w(NOE)}	FMC_NOE low time	TBD	TBD	
t _{h(NE_NOE)}	FMC_NOE high to FMC_NE high hold time	TBD	TBD	
t _{v(A_NE)}	FMC_NEx low to FMC_A valid	TBD	TBD	
t _{v(NADV_NE)}	FMC_NEx low to FMC_NADV low	TBD	TBD	
t _{w(NADV)}	FMC_NADV low time	TBD	TBD	ns
t _{h(AD_NADV)}	FMC_AD(address) valid hold time after FMC_NADV high	TBD	TBD	
t _{h(A_NOE)}	Address hold time after FMC_NOE high	TBD	TBD	
t _{su(Data_NE)}	Data to FMC_NEx high setup time	TBD	TBD	
t _{su(Data_NOE)}	Data to FMC_NOE high setup time	TBD	TBD	
t _{h(Data_NE)}	Data hold time after FMC_NEx high	TBD	TBD	
t _{h(Data_NOE)}	Data hold time after FMC_NOE high	TBD	TBD	

^{1.} CL = 30 pF.

Table 89. Asynchronous multiplexed PSRAM/NOR read-NWAIT timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	TBD	TBD	
t _{w(NOE)}	FMC_NWE low time	TBD	TBD	ns
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	TBD	TBD	115
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	TBD	TBD	

^{1.} CL = 30 pF.

^{2.} Guaranteed by characterization results.

^{2.} Guaranteed by characterization results.




Figure 38. Asynchronous multiplexed PSRAM/NOR write waveforms

Table 90. Asynchronous multiplexed PSRAM/NOR write timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	TBD	TBD	
t _{v(NWE_NE)}	FMC_NEx low to FMC_NWE low	TBD	TBD	
t _{w(NWE)}	FMC_NWE low time	TBD	TBD	
t _{h(NE_NWE)}	FMC_NWE high to FMC_NE high hold time	TBD	TBD	
t _{v(A_NE)}	FMC_NEx low to FMC_A valid	TBD	TBD	
t _{v(NADV_NE)}	FMC_NEx low to FMC_NADV low	TBD	TBD	
t _{w(NADV)}	FMC_NADV low time	TBD	TBD	ns
t _{h(AD_NADV)}	FMC_AD(adress) valid hold time after FMC_NADV high	TBD	TBD	
t _{h(A_NWE)}	Address hold time after FMC_NWE high	TBD	TBD	
t _{h(BL_NWE)}	FMC_BL hold time after FMC_NWE high	TBD	TBD	
t _{v(BL_NE)}	FMC_NEx low to FMC_BL valid	TBD	TBD	
t _{v(Data_NADV)}	FMC_NADV high to Data valid	TBD	TBD	
t _{h(Data_NWE)}	Data hold time after FMC_NWE high	TBD	TBD	



- 1. CL = 30 pF.
- 2. Guaranteed by characterization results.

Table 91. Asynchronous multiplexed PSRAM/NOR write-NWAIT timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	TBD	TBD	
t _{w(NWE)}	FMC_NWE low time	TBD	TBD	ns
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	TBD	TBD	
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	TBD	TBD	

- 1. CL = 30 pF.
- 2. Guaranteed by characterization results.

Synchronous waveforms and timings

Figure 39 through Figure 42 represent synchronous waveforms and Table 92 through Table 95 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- BurstAccessMode = FMC BurstAccessMode Enable
- MemoryType = FMC_MemoryType_CRAM
- WriteBurst = FMC_WriteBurst_Enable
- CLKDivision = 1
- DataLatency = 1 for NOR Flash; DataLatency = 0 for PSRAM

In all timing tables, the T_{HCLK} is the HCLK clock period.

- For 2.7 V \leq V_{DD} \leq 3.6 V, maximum FMC_CLK = 60 MHz for CLKDIV = 0x1 and 54 MHz for CLKDIV = 0x0 at CL = 30 pF (on FMC_CLK).
- For 1.71 $V \le V_{DD} \le 2.7$ V, maximum FMC_CLK = 60 MHz for CLKDIV = 0x1 and 32 MHz for CLKDIV = 0x0 at CL= 20 pF (on FMC_CLK).






Figure 39. Synchronous multiplexed NOR/PSRAM read timings

Table 92. Synchronous multiplexed NOR/PSRAM read timings $^{(1)(2)(3)}$

	· · · · · · · · · · · · · · · · · · ·				
Symbol	Parameter	Min	Max	Unit	
t _{w(CLK)}	FMC_CLK period	TBD	TBD		
t _{d(CLKL-NExL)}	FMC_CLK low to FMC_NEx low (x=02)	TBD	TBD		
t _{d(CLKH_NExH)}	FMC_CLK high to FMC_NEx high (x= 02)	TBD	TBD		
t _{d(CLKL-NADVL)}	FMC_CLK low to FMC_NADV low	TBD	TBD		
t _{d(CLKL-NADVH)}	FMC_CLK low to FMC_NADV high	TBD	TBD		
t _{d(CLKL-AV)}	FMC_CLK low to FMC_Ax valid (x=1625)	TBD	TBD		
t _{d(CLKH-AIV)}	FMC_CLK high to FMC_Ax invalid (x=1625)	FMC_CLK high to FMC_Ax invalid (x=1625) TBD			
t _{d(CLKL-NOEL)}	FMC_CLK low to FMC_NOE low	TBD	TBD	ns	
t _{d(CLKH-NOEH)}	FMC_CLK high to FMC_NOE high	TBD	TBD		
t _{d(CLKL-ADV)}	FMC_CLK low to FMC_AD[15:0] valid	TBD	TBD		
t _{d(CLKL-ADIV)}	FMC_CLK low to FMC_AD[15:0] invalid	TBD	TBD		
t _{su(ADV-CLKH)}	FMC_A/D[15:0] valid data before FMC_CLK high TBD		TBD		
t _{h(CLKH-ADV)}	FMC_A/D[15:0] valid data after FMC_CLK high TBD TBD				
t _{su(NWAIT-CLKH)}	FMC_NWAIT valid before FMC_CLK high TBD TE				
t _{h(CLKH-NWAIT)}	FMC_NWAIT valid after FMC_CLK high	TBD TBD			

- 1. CL = 30 pF.
- 2. Guaranteed by characterization results.
- 3. Clock ratio R = (HCLK period /FMC_CLK period).






Figure 40. Synchronous multiplexed PSRAM write timings

Table 93. Synchronous multiplexed PSRAM write timings $^{(1)(2)(3)}$

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	FMC_CLK period	TBD	TBD	
t _{d(CLKL-NExL)}	FMC_CLK low to FMC_NEx low (x=02)	TBD	TBD	
t _{d(CLKH-NExH)}	FMC_CLK high to FMC_NEx high (x= 02)	TBD	TBD	
t _{d(CLKL-NADVL)}	FMC_CLK low to FMC_NADV low	TBD	TBD	
t _{d(CLKL-NADVH)}	FMC_CLK low to FMC_NADV high	TBD	TBD	
t _{d(CLKL-AV)}	FMC_CLK low to FMC_Ax valid (x=1625)	TBD	TBD	
t _{d(CLKH-AIV)}	FMC_CLK high to FMC_Ax invalid (x=1625)	TBD	TBD	
t _{d(CLKL-NWEL)}	FMC_CLK low to FMC_NWE low	TBD	TBD	ne
t _{d(CLKH-NWEH)}	FMC_CLK high to FMC_NWE high	TBD	TBD	ns
t _{d(CLKL-ADV)}	FMC_CLK low to FMC_AD[15:0] valid	TBD	TBD	
t _{d(CLKL-ADIV)}	FMC_CLK low to FMC_AD[15:0] invalid	TBD	TBD	
t _{d(CLKL-DATA)}	FMC_A/D[15:0] valid data after FMC_CLK low	TBD	TBD	
t _{d(CLKL-NBLL)}	FMC_CLK low to FMC_NBL low	TBD	TBD	
t _{d(CLKH-NBLH)}	FMC_CLK high to FMC_NBL high	TBD	TBD	
t _{su(NWAIT-CLKH)}	FMC_NWAIT valid before FMC_CLK high	TBD	TBD	
t _{h(CLKH-NWAIT)}	FMC_NWAIT valid after FMC_CLK high	TBD	TBD	

^{1.} CL = 30 pF.



^{2.} Guaranteed by characterization results.

^{3.} Clock ratio R = (HCLK period /FMC_CLK period).




Figure 41. Synchronous non-multiplexed NOR/PSRAM read timings

Table 94. Synchronous non-multiplexed NOR/PSRAM read timings⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	FMC_CLK period	TBD	TBD	
t _{d(CLKL-NExL)}	FMC_CLK low to FMC_NEx low (x=02)	TBD	TBD	
t _{d(CLKH-NExH)}	FMC_CLK high to FMC_NEx high (x= 02)	TBD	TBD	
t _{d(CLKL-NADVL)}	FMC_CLK low to FMC_NADV low	TBD	TBD	
t _{d(CLKL-NADVH)}	FMC_CLK low to FMC_NADV high	TBD	TBD	
t _{d(CLKL-AV)}	FMC_CLK low to FMC_Ax valid (x=1625)	TBD	TBD	ns
t _{d(CLKH-AIV)}	FMC_CLK high to FMC_Ax invalid (x=1625)	TBD	TBD	
t _{d(CLKL-NOEL)}	FMC_CLK low to FMC_NOE low	TBD	TBD	
t _{d(CLKH-NOEH)}	FMC_CLK high to FMC_NOE high	TBD	TBD	
t _{su(DV-CLKH)}	FMC_D[15:0] valid data before FMC_CLK high	TBD	TBD	
t _{h(CLKH-DV)}	FMC_D[15:0] valid data after FMC_CLK high	TBD	TBD	
t _{su(NWAIT-CLKH)}	FMC_NWAIT valid before FMC_CLK high	TBD	TBD	ne
t _{h(CLKH-NWAIT)}	FMC_NWAIT valid after FMC_CLK high	TBD	TBD	ns



th(CLKH-NWAITV)

1. CL = 30 pF.

FMC_NBL

- 2. Guaranteed by characterization results.
- 3. Clock ratio R = (HCLK period /FMC_CLK period).




Figure 42. Synchronous non-multiplexed PSRAM write timings



MSv38002V2

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	FMC_CLK period	TBD	TBD	
t _{d(CLKL-NExL)}	FMC_CLK low to FMC_NEx low (x=02)	TBD	TBD	
t _{d(CLKH-NExH)}	FMC_CLK high to FMC_NEx high (x= 02)	TBD	TBD	
t _{d(CLKL-NADVL)}	FMC_CLK low to FMC_NADV low	TBD	TBD	
t _{d(CLKL-NADVH)}	FMC_CLK low to FMC_NADV high	TBD	TBD	
t _{d(CLKL-AV)}	FMC_CLK low to FMC_Ax valid (x=1625)	TBD	TBD	
t _{d(CLKH-AIV)}	FMC_CLK high to FMC_Ax invalid (x=1625)	TBD	TBD	ns
t _{d(CLKL-NWEL)}	FMC_CLK low to FMC_NWE low	TBD	TBD	115
t _{d(CLKH-NWEH)}	FMC_CLK high to FMC_NWE high	TBD	TBD	
t _{d(CLKL-Data)}	FMC_D[15:0] valid data after FMC_CLK low	TBD	TBD	
t _{d(CLKL-NBLL)}	FMC_CLK low to FMC_NBL low	TBD	TBD	
t _d (CLKH-NBLH)	FMC_CLK high to FMC_NBL high	TBD	TBD	
t _{su(NWAIT-CLKH)}	FMC_NWAIT valid before FMC_CLK high	TBD	TBD	
t _{h(CLKH-NWAIT)}	FMC_NWAIT valid after FMC_CLK high	TBD	TBD	

Table 95. Synchronous non-multiplexed PSRAM write timings⁽¹⁾⁽²⁾⁽³⁾

- 1. CL = 30 pF.
- 2. Guaranteed by characterization results.
- 3. Clock ratio R = (HCLK period /FMC_CLK period).

NAND controller waveforms and timings

Figure 43 through Figure 46 represent synchronous waveforms, and Table 96 and Table 97 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- COM.FMC_SetupTime = 0x01
- COM.FMC WaitSetupTime = 0x03
- COM.FMC_HoldSetupTime = 0x02
- COM.FMC HiZSetupTime = 0x01
- ATT.FMC SetupTime = 0x01
- ATT.FMC WaitSetupTime = 0x03
- ATT.FMC HoldSetupTime = 0x02
- ATT.FMC_HiZSetupTime = 0x01
- Bank = FMC_Bank_NAND
- MemoryDataWidth = FMC_MemoryDataWidth_16b
- ECC = FMC ECC Enable
- ECCPageSize = FMC_ECCPageSize_512Bytes
- TCLRSetupTime = 0
- TARSetupTime = 0

In all timing tables, the T_{HCLK} is the HCLK clock period.



FMC_NCEx

ALE (FMC_A17)
CLE (FMC_A16)

FMC_NWE

Th(NOE-ALE)

FMC_NOE (NRE)

Th(NOE-ALE)

FMC_D[15:0]

Figure 43. NAND controller waveforms for read access







Figure 45. NAND controller waveforms for common memory read access



FMC_NCEx

ALE (FMC_A17)
CLE (FMC_A16)

FMC_NWE

FMC_NWE

FMC_NOE

FMC_D[15:0]

MSv38006V1

Figure 46. NAND controller waveforms for common memory write access

Table 96. Switching characteristics for NAND Flash read cycles⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
T _{w(N0E)}	FMC_NOE low width	TBD	TBD	
T _{su(D-NOE)}	FMC_D[15-0] valid data before FMC_NOE high	TBD	TBD	
T _{h(NOE-D)}	FMC_D[15-0] valid data after FMC_NOE high	TBD	TBD	ns
T _{d(NCE-NOE)}	FMC_NCE valid before FMC_NOE low	TBD	TBD	
T _{h(NOE-ALE)}	FMC_NOE high to FMC_ALE invalid	TBD	TBD	

^{1.} CL = 30 pF.

Table 97. Switching characteristics for NAND Flash write cycles⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
T _{w(NWE)}	FMC_NWE low width	TBD	TBD	
$T_{v(NWE-D)}$	FMC_NWE low to FMC_D[15-0] valid	TBD	TBD	
T _{h(NWE-D)}	FMC_NWE high to FMC_D[15-0] invalid	TBD	TBD	ns
T _{d(D-NWE)}	FMC_D[15-0] valid before FMC_NWE high	TBD	TBD	115
T _{d(NCE_NWE)}	T _{d(NCE_NWE)} FMC_NCE valid before FMC_NWE low		TBD	
T _{h(NWE-ALE)}	FMC_NWE high to FMC_ALE invalid	TBD	TBD	

^{1.} CL = 30 pF.

5.3.28 QUADSPI characteristics

Unless otherwise specified, the parameters given in *Table 98* and *Table 99* for Quad SPI are derived from tests performed under the ambient temperature, f_{AHB} frequency and V_{DD} supply voltage conditions summarized in *Table 16: General operating conditions*, with the



^{2.} Guaranteed by characterization results.

^{2.} Guaranteed by characterization results.

following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 15 or 20 pF
- Measurement points are done at CMOS levels: 0.5 x V_{DD}

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate function characteristics.

Table 98. Quad SPI characteristics in SDR mode⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		1.71 < V _{DD} < 3.6 V, C _{LOAD} = 20 pF Voltage Range 1	TBD	TBD	TBD	
F _{CK}	Quad SPI clock frequency	1.71 < V _{DD} < 3.6 V, C _{LOAD} = 15 pF Voltage Range 1	TBD	TBD	TBD	MHz
1/t _(CK)	Quad SF1 clock frequency	2.7 < V _{DD} < 3.6 V, C _{LOAD} = 15 pF Voltage Range 1	TBD	TBD	TBD	IVII IZ
		1.71 < V _{DD} < 3.6 V C _{LOAD} = 20 pF Voltage Range 2	TBD	TBD	TBD	
t _{w(CKH)}	Quad SPI clock high and	f = 48 MHz proce=0	TBD	TBD	TBD	
t _{w(CKL)}	low time	f _{AHBCLK} = 48 MHz, presc=0	TBD	TBD	TBD	
4	Data input setup time	Voltage Range 1	TBD	TBD	TBD	
t _{s(IN)}	Data input setup time	Voltage Range 2	TBD	TBD	TBD	
4	Data input hold time	Voltage Range 1	TBD	TBD	TBD	200
t _{h(IN)}	Data input hold time	Voltage Range 2	TBD	TBD	TBD	ns
+	Data output valid time	Voltage Range 1	TBD	TBD	TBD	
t _{v(OUT)}	Data output valid time	Voltage Range 2	TBD	TBD	TBD	
+	Data output hald time	Voltage Range 1	TBD	TBD	TBD	
t _{h(OUT)}	Data output hold time	Voltage Range 2	TBD	TBD	TBD	

^{1.} Guaranteed by characterization results.

Table 99. QUADSPI characteristics in DDR mode⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Quad SPI clock frequency	$1.71 < V_{DD} < 3.6 \text{ V}, C_{LOAD} = 20 \text{ pF}$ Voltage Range 1		TBD	TBD	
F _{CK}		2 < V _{DD} < 3.6 V, C _{LOAD} = 20 pF Voltage Range 1	TBD	TBD	TBD	MHz
1/t _(CK)		1.71 < V _{DD} < 3.6 V, C _{LOAD} = 15 pF Voltage Range 1	TBD	TBD	TBD	IVITIZ
		1.71 < V _{DD} < 3.6 V C _{LOAD} = 20 pF Voltage Range 2	TBD	TBD	TBD	



Table 99. QUADSPI characteristics in DDR mode⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{w(CKH)}	Quad SPI clock high	f - 48 MHz proce-0	TBD	TBD	TBD	
t _{w(CKL)}	and low time	f _{AHBCLK} = 48 MHz, presc=0	TBD	TBD	TBD	
t _{sf(IN)} ;t _{sr(IN)}	Data input setup time	Voltage Range 1 and 2	TBD	TBD	TBD	
t _{hf(IN)} ; t _{hr(IN)}	Data input hold time		TBD	TBD	TBD	ns
+ +	Data output valid	Voltage Range 1	TBD	TBD	TBD	
t _{vf(OUT)} ;t _{vr(OUT)}	time	Voltage Range 2	TBD	TBD	TBD	
t _{hf(OUT)} ; t _{hr(OUT)}	Data output hold	Voltage Range 1	TBD	TBD	TBD	
	time	Voltage Range 2	TBD	TBD	TBD	

^{1.} Guaranteed by characterization results.

Figure 47. Quad SPI timing diagram - SDR mode





Figure 48. Quad SPI timing diagram - DDR mode



5.3.29 UCPD characteristics

UCPD1 controller complies with USB Type-C Rev.1.2 and USB Power Delivery Rev. 3.0 specifications.

Table 100. UCPD characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	LICPD operating supply voltage	Sink mode only	TBD	TBD	TBD	V
V _{DD} UCPD operating supply voltage	Sink and source mode	TBD	TBD	TBD	V	




6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

6.1 WLCSP81 package information

Figure 49. WLCSP - 81 balls, 4.02x4.27 mm, 0.4 mm pitch wafer level chip scale package outline



- 1. Drawing is not to scale.
- 2. Dimension is measured at the maximum bump diameter parallel to primary datum Z.
- 3. Primary datum Z and seating plane are defined by the spherical crowns of the bump.
- 4. Bump position designation per JESD 95-1, SPP-010.



mechanical data						
Comple ed		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
A ⁽²⁾	-	-	0.59	-	-	0.023
A1	-	0.18	-	-	0.007	-
A2	-	0.38	-	-	0.015	-
A3	-	0.025	-	-	0.001	-
b	0.22	0.25	0.28	0.009	0.010	0.011
D	4.00	4.02	4.04	0.157	0.158	0.159
E	4.25	4.27	4.29	0.167	0.168	0.169
е	-	0.40	N. C.	_	0.016	-
e1	-	3.20		-	0.126	-
e2	-	3.20		-	0.126	-
F ⁽³⁾	-	0.410	-	-	0.016	-
G ⁽³⁾	-	0.535	-	-	0.021	-
aaa	-	-	0.10	-	-	0.004
bbb	-	6)	0.10	-	-	0.004
CCC	-	175	0.10	-	-	0.004
ddd	-	W-	0.05	-	-	0.002
eee	-//	-	0.05	-	-	0.002

Table 101. WLCSP - 81 balls, 4.02x4.27 mm, 0.4 mm pitch wafer level chip scale mechanical data

- 1. Values in inches are converted from mm and rounded to 3 decimal digits.
- 2. The maximum total package height is calculated by the RSS method (Root Sum Square) using nominal and tolerances values of A1 and A2.
- 3. Calculated dimensions are rounded to the 3rd decimal place

Figure 50. WLCSP - 81 balls, 4.02x4.27 mm, 0.4 mm pitch wafer level chip scale recommended footprint







Table 102. WLCSP81 recommended PCB design rules

Dimension	Recommended values
Pitch	0.4 mm
Dpad	0,225 mm
Dsm	0.290 mm typ. (depends on soldermask registration tolerance)
Stencil opening	0.250 mm
Stencil thickness	0.100 mm

6.2 UFQFPN48 package information



Figure 51. UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package outline



- 1. Drawing is not to scale.
- 2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
- 3. There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this back-side pad to PCB ground.



ddd

0.0031

paonago moonamoa. aata						
Comple of		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
Α	0.500	0.550	0.600	0.0197	0.0217	0.0236
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020
D	6.900	7.000	7.100	0.2717	0.2756	0.2795
E	6.900	7.000	7.100	0.2717	0.2756	0.2795
D2	5.500	5.600	5.700	0.2165	0.2205	0.2244
E2	5.500	5.600	5.700	0.2165	0.2205	0.2244
L	0.300	0.400	0.500	0.0118	0.0157	0.0197
Т	-	0.152	K	_	0.0060	-
b	0.200	0.250	0.300	0.0079	0.0098	0.0118
е	-	0.500		-	0.0197	-
	1	_				

Table 103. UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package mechanical data

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 52. UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package recommended footprint

0.080

1. Dimensions are expressed in millimeters.

6.3 LQFP48 package information

Figure 53. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline SEATING PLANE С **₹** 0.25 mm GAUGE PLANE □ ccc C D A1 D1 D3 <u>idaaaadaaaadi</u> # [[PIN 1 DENTIFICATION 1 5B_ME_V2

1. Drawing is not to scale.



Table 104. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.500	K	_	0.2165	-
Е	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.500	-	-	0.2165	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	U-	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.



Figure 54. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package recommended footprint





LQFP64 package information 6.4

SEATING PLANE С 0.25 mm GAUGE PLANE □ ccc C D D1 D3 33 32 E3 E1 Ш 16 PIN 1 IDENTIFICATION

Figure 55. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline

1. Drawing is not to scale.

Table 105. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data

Symbols		millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max	
Α	-	-	1.600	-	-	0.0630	
A1	0.050	-	0.150	0.0020	-	0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.170	0.220	0.270	0.0067	0.0087	0.0106	
С	0.090	-	0.200	0.0035	-	0.0079	
D	-	12.000	-	-	0.4724	-	
D1	-	10.000	-	-	0.3937	-	
D3	-	7.500	-	-	0.2953	-	
E	-	12.000	-	-	0.4724	-	
E1	-	10.000	-	-	0.3937	-	



5W_ME_V3

inches⁽¹⁾ millimeters **Symbol** Min Тур Max Min Тур Max E3 7.500 0.2953 е 0.500 0.0197 0° 3.5° 7° 0° 3.5° 7° K L 0.450 0.600 0.750 0.0177 0.0236 0.0295 L1 1.000 0.0394 0.080 0.0031 CCC

Table 105. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data (continued)

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 56. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package recommended footprint

1. Dimensions are expressed in millimeters.

6.5 TFBGA100 package information

Figure 57. TFBGA - 100 - ball, 8X8 mm, 0.8 mm pitch fine pitch ball grid array package outline





Table 106. TFBGA - 100 - ball, 8X8 mm, 0.8 mm pitch fine pitch ball grid array mechanical data

Symbol	millimeters		inches ⁽¹⁾			
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.100	-	-	0.0433
A1	0.150	-	-	0.0059	-	-
A2	-	0.760	-	-	0.0299	-
b	0.350	0.400	0.450	0.0138	0.0157	0.0177
D	7.850	8.000	8.150	0.3091	0.3150	0.3209
D1	-	7.200		O.	0.2835	-
Е	7.850	8.000	8.150	0.3091	0.3150	0.3209
E1	-	7.200	N. C.	_	0.2835	-
е	-	0.800		-	0.0315	-
F	-	0.400		-	0.0157	-
G	-	0.400	-	-	0.0157	-
ddd	-		0.100	-	-	0.0039
eee	-	-	0.150	-	-	0.0059
fff	-	6)	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 58. TFBGA - 100 - ball, 8X8 mm, 0.8 mm pitch fine pitch ball grid array recommended footprint



^{1.} Dimensions are expressed in millimeters.



 Dimension
 Recommended values

 Pitch
 0.8

 Dpad
 0.400 mm

 Dsm
 0.470 mm typ. (depends on the soldermask registration tolerance)

 Stencil opening
 0.400 mm


 Stencil thickness
 Between 0.100 mm and 0.125 mm

 Pad trace width
 0.120 mm

Table 107. TFBGA 100 recommended PCB design rules (0.8 mm pitch BGA)

6.6 UFBGA100 package information

Figure 59. UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package outline



1. Drawing is not to scale.

Table 108. UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data

ga a.r.a, paoriago moonamom aasa						
Symbol	millimeters				inches ⁽¹⁾	
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	-	-	0.600	-	-	0.0236
A1	-	-	0.110	-	-	0.0043

Table 108. UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data (continued)

Symbol	millimeters					inches ⁽¹⁾	
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	
A2	-	0.450	-	-	0.0177	-	
A3	-	0.130	-	-	0.0051	0.0094	
A4	-	0.320	-	-	0.0126	-	
b	0.240	0.290	0.340	0.0094	0.0114	0.0134	
D	6.850	7.000	7.150	0.2697	0.2756	0.2815	
D1	-	5.500	-	O'	0.2165	-	
E	6.850	7.000	7.150	0.2697	0.2756	0.2815	
E1	-	5.500	W. C	-	0.2165	-	
е	-	0.500		-	0.0197	-	
Z	-	0.750		-	0.0295	-	
ddd	-	-	0.080	-	-	0.0031	
eee	-	-	0.150	-	-	0.0059	
fff	-	-	0.050	-	-	0.0020	

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 60. UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package recommended footprint




Table 109. UFBGA100 recommended PCB design rules (0.5 mm pitch BGA)

Dimension	Recommended values
Pitch	0.5
Dpad	0.280 mm
Dsm	0.370 mm typ. (depends on the solder mask registration tolerance)
Stencil opening	0.280 mm
Stencil thickness	Between 0.100 mm and 0.125 mm



6.7 LQFP100 package information

1. Drawing is not to scale.

Table 110. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3	-	12.000	-	-	0.4724	-
Е	15.800	16.000	16.200	0.6220	0.6299	0.6378



inches⁽¹⁾ millimeters **Symbol** Min Тур Max Min Тур Max E1 13.800 14.000 14.200 0.5433 0.5512 0.5591 E3 12.000 0.4724 0.500 0.0197 е L 0.450 0.600 0.750 0.0177 0.0236 0.0295 L1 1.000 0.0394 k 0.0° 3.5° 7.0° 0.0° 3.5° 7.0° CCC 0.080 0.0031

Table 110. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package mechanical data (continued)

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 62. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat recommended footprint

1.



^{1.} Dimensions are expressed in millimeters.

LQFP128 package information 6.8

SEATING PLANE С 0.25 mm GAUGE PLANE □ ccc C D D1 D3 64 E3 П п <u>PIN 1</u> **IDENTIFICATION** TC_ME_V1

Figure 63. LQFP128 - 128-pin, 14 x 14 mm low-profile quad flat package outline

Table 111. LQFP128 - 128-pin, 14 x 14 mm low-profile quad flat package mechanical data

		Dimensions						
Ref.		Millimeters			Inches ⁽¹⁾			
	Min.	Тур.	Max.	Min.	Тур.	Max.		
Α	-	-	1.600	-	-	0.0630		
A1	0.050	-	0.150	0.0020	-	0.0059		
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571		

DS12712 Rev 0.1 208/215

^{1.} Drawing is not to scale.

Table 111. LQFP128 - 128-pin, 14 x 14 mm low-profile quad flat package mechanical data (continued)

			Dimer	nsions		
Ref.		Millimeters			Inches ⁽¹⁾	
	Min.	Тур.	Max.	Min.	Тур.	Max.
b	0.130	0.180	0.230	0.0051	0.0071	0.0091
С	0.090	-	0.200	0.0035	-	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3	-	12.400	-	- 0	0.4882	-
E	15.800	16.000	16.200	0.6220	0.6299	0.6378
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591
E3	-	12.400	-	-	0.4882	-
е	-	0.400	->. (/ -/	0.0157	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	W -	/ - <u>></u>	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.



6.9 Thermal characteristics

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

 $T_{J} \max = T_{A} \max + (P_{D} \max x \Theta_{JA})$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$P_{I/O}$$
 max = $\Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DDIOx} - V_{OH}) \times I_{OH})$,

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient LQFP128 - 14 × 14 mm	TBD	
	Thermal resistance junction-ambient LQFP100 - 14 × 14 mm	TBD	
	Thermal resistance junction-ambient LQFP64 - 10 × 10 mm	TBD	
	Thermal resistance junction-ambient LQFP48 - 7 × 7 mm	TBD	°C/W
Θ_{JA}	Thermal resistance junction-ambient UFBGA100 - 7 × 7 mm	TBD	G/VV
	Thermal resistance junction-ambient TFBGA100 - 8 × 8 mm	TBD	
9	Thermal resistance junction-ambient UFQFPN48 - 7 × 7 mm	TBD	
	Thermal resistance junction-ambient WLCSP81 - 4.02 X 4.27 mm	TBD	

Table 112. Package thermal characteristics

6.9.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org

6.9.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Section 8: Ordering information*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32G473xE at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.

Example 1: High-performance application

Assuming the following application conditions:

Maximum ambient temperature T_{Amax} = 82 °C (measured according to JESD51-2), I_{DDmax} = 50 mA, V_{DD} = 3.5 V, maximum 20 I/Os used at the same time in output at low level with I_{OL} = 8 mA, V_{OL} = 0.4 V and maximum 8 I/Os used at the same time in output at low level with I_{OL} = 20 mA, V_{OL} = 1.3 V

 $P_{INTmax} = 50 \text{ mA} \times 3.5 \text{ V} = 175 \text{ mW}$

 $P_{IOmax = 20} \times 8 \text{ mA} \times 0.4 \text{ V} + 8 \times 20 \text{ mA} \times 1.3 \text{ V} = 272 \text{ mW}$

This gives: P_{INTmax} = 175 mW and P_{IOmax} = 272 mW:

 $P_{Dmax} = 175 + 272 = 447 \text{ mW}$

Using the values obtained in T_{Jmax} is calculated as follows:

For LQFP100, 42 °C/W °

$$T_{Jmax}$$
 = 82 °C + (42 °C/W × 447 mW) = 82 °C + 18.774 °C = 100.774 °C

This is within the range of the suffix 6 version parts ($-40 < T_J < 105$ °C) see Section 8: Ordering information.

In this case, parts must be ordered at least with the temperature range suffix 6 (see Section 8: Ordering information).

Note:

With this given P_{Dmax} we can find the TAmax allowed for a given device temperature range (order code suffix 6 or 7).

```
Suffix 6: T_{Amax} = T_{Jmax} - (42^{\circ}C/W \times 447 \text{ mW}) = 105-18.774 = 86.226 ^{\circ}C
Suffix 3: T_{Amax} = T_{Jmax} - (42^{\circ}C/W \times 447 \text{ mW}) = 130-18.774 = 111.226 ^{\circ}C
```

Example 2: High-temperature application

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature T_J remains within the specified range.

Assuming the following application conditions:

Maximum ambient temperature T_{Amax} = 100 °C (measured according to JESD51-2), I_{DDmax} = 20 mA, V_{DD} = 3.5 V, maximum 20 I/Os used at the same time in output at low level with I_{OL} = 8 mA, V_{OL} = 0.4 V

 $P_{INTmax} = 20 \text{ mA} \times 3.5 \text{ V} = 70 \text{ mW}$

 $P_{IOmax = 20} \times 8 \text{ mA} \times 0.4 \text{ V} = 64 \text{ mW}$

This gives: $P_{INTmax} = 70 \text{ mW}$ and $P_{IOmax} = 64 \text{ mW}$:

 $P_{Dmax} = 70 + 64 = 134 \text{ mW}$

Thus: P_{Dmax} = 134 mW



Using the values obtained in T_{Jmax} is calculated as follows:

For LQFP100, 42 °C/W

 T_{Jmax} = 100 °C + (42 °C/W × 134 mW) = 100 °C + 5.628 °C = 105.628 °C

This is above the range of the suffix 6 version parts ($-40 < T_J < 105$ °C).

In this case, parts must be ordered at least with the temperature range suffix 3 (see Section 7: Ordering information) unless we reduce the power dissipation in order to be able to use suffix 6 parts.



7 Ordering information

For a list of available options (memory, package, and so on) or for further information on any aspect of this device, contact the nearest ST sales office.

Table 113. Ordering information Example: STM32 G 473 Ε Τ 6 Х **Device family** STM32 = Arm-based 32-bit microcontroller **Product type** G = General-purpose **Sub-family** 473 = STM32G473xx Pin count C = 48 pins R = 64 pinsM = 81 pinsV = 100 pinsQ = 128 pins Code size B = 128 Kbyte C = 256 Kbyte E = 512 Kbyte **Package** I = UFBGA H = TFBGA T = LQFPU = UFQFPN Y = WLCSP Temperature range 6 = Industrial temperature range, - 40 to 85 °C (105 °C junction) 7 = Industrial temperature range, - 40 to 105 °C (125 °C junction) 3 = Industrial temperature range, - 40 to 125 °C (130 °C junction) **Options**



xxx = programmed parts
TR = tape and reel

8 Revision history

Table 114. Document revision history

Date	Revision	Changes
DD-Jul-2018	0.1	Initial release.



ST RESTRICTED - SUBJECT TO NON-DISCLOSURE AGREEMENT - DO NOT COPY

STM32G473xB STM32G473xC STM32G473xE

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

