


HDMI/DVI的传输协议


HDMI/DVI虽然已有多个版本，但其调用其IP核后的传输协议是相互兼容的，现有传输协议主要有**CEA861**和**BT1120**两种

CEA861 时序:



HDMI/DVI的传输协议

BT1120 时序:




CEA-861是美国电子消费品制造商协会（**Consumer Electronics Association, CEA**）制定的“未压缩数字视频标准”

BT1120是高清晰度电视演播室信号数字接口协议

作业内容

器件型号:



New Project

Default Part
Choose a default Xilinx part or board for your project.

Parts | Boards

[Reset All Filters](#)

Category: All Package: All Temperature: All
Family: All Speed: All Static power: All


Search: (3 matches)

Part	I/O Pin Count	Available IOBs	LUT Elements	FlipFlops	Block RAMs	Ultra RAMs	DSPs	Gb Transceivers	GTPE2 Transceiver
xc7z010clg400-3	400	100	17600	35200	60	0	80	0	0
xc7z010clg400-2	400	100	17600	35200	60	0	80	0	0
xc7z010clg400-1	400	100	17600	35200	60	0	80	0	0

[?](#) [< Back](#) [Next >](#) [Finish](#) [Cancel](#)


作业内容

导入源文件：




作业内容

添加外部IP核的方式:




作业内容

添加外部IP核的方式:




作业内容

HDMI/DVI 两个IP核的参数：




作业内容

添加外部IP核的方式：



作业内容

HDMI/DVI 两个IP核的参数：



作业内容

HDMI/DVI 两个IP核的参数:

Re-customize IP

Clocking Wizard (5.4)

Documentation IP Location Switch to Defaults

IP Symbol Resource

Show disabled ports

Component Name: clk_wiz_0

Tab: Output Clocks

The phase is calculated relative to the active input clock.

Output Clock	Port Name	Output Freq (MHz)		Phase (degrees)		Duty Cycle (%)		Drives
		Requested	Actual	Requested	Actual	Requested	Actual	
<input checked="" type="checkbox"/> clk_out1	clk_out1	148.5	148.500	0.000	0.000	50.000	50.0	BUFG
<input type="checkbox"/> clk_out2	clk_out2	100.000	N/A	0.000	N/A	50.000	N/A	BUFG
<input type="checkbox"/> clk_out3	clk_out3	100.000	N/A	0.000	N/A	50.000	N/A	BUFG
<input type="checkbox"/> clk_out4	clk_out4	100.000	N/A	0.000	N/A	50.000	N/A	BUFG
<input type="checkbox"/> clk_out5	clk_out5	100.000	N/A	0.000	N/A	50.000	N/A	BUFG
<input type="checkbox"/> clk_out6	clk_out6	100.000	N/A	0.000	N/A	50.000	N/A	BUFG
<input type="checkbox"/> clk_out7	clk_out7	100.000	N/A	0.000	N/A	50.000	N/A	BUFG

☐ USE CLOCK SEQUENCING

Clocking Feedback

Output Clock	Sequence Number
clk_out1	1
clk_out2	1
clk_out3	1
clk_out4	1
clk_out5	1
clk_out6	1
clk_out7	1

Source: ☒ Automatic Control On-Chip ☐ Automatic Control Off-Chip ☐ User-Controlled On-Chip ☐ User-Controlled Off-Chip

Signaling: ☒ Single-ended ☐ Differential

Enable Optional Inputs / Outputs for MMCM/PLL Reset Type

OK Cancel

代码讲解

hdmi_controller.v

```
input      sys_clk      ;
input      rst_n        ;
input [23:0] data        ;
output     clk_out       ;
output [2:0] hdmi_out_data_n ;
output [2:0] hdmi_out_data_p ;
output     hdmi_out_clk_p ;
output     hdmi_out_clk_n ;
output     hdmi_out_cec   ;
output [11:0] col_pixel_number;
output [10:0] row_pixel_number;
```

data为24位，
前8位为红色
中间8位为蓝色
后8位为绿色
如要打印纯红色
data=24'dFF_00_00

代码讲解

三段式状态机：traffic_led.v 三个always块

同步时序描述状态转移：

```
44 always@(posedge clk or posedge rst) begin
45     if(rst) begin
46         c_state <= GREEN;
47     end
48     else begin
49         c_state <= n_state;
50     end
51 end
```


组合逻辑判断转移条件：

```
100 always @(*) begin
101     case(c_state)
102     GREEN: begin
103         n_state <= (light_cnt == GREEN_CNT) ? YELLOW : GREEN;
104     end
105     YELLOW: begin
106         n_state <= (light_cnt == YELLOW_CNT) ? RED : YELLOW;
107     end
108     RED: begin
109         n_state <= (light_cnt == RED_CNT) ? GREEN : RED;
110     end
111     default: begin
112         n_state <= GREEN;
113     end
114 endcase
115 end
```


同步时序描述每个状态的输出：

```
53 always@(posedge clk or posedge rst) begin
54     if(rst) begin
55         green <= 1'b0;
56         red <= 1'b0;
57         yellow <= 1'b0;
58         light_cnt <= 6'b0;
59     end
60     else begin
61         case(c_state)
62         GREEN: begin
63             if(light_cnt == GREEN_CNT) begin
64                 light_cnt <= 6'b0;
65             end
66             else begin
67                 light_cnt <= light_cnt + 6'b1;
68             end
69             green <= 1'b1;
70             red <= 1'b0;
71             yellow <= 1'b0;
72         end
73         YELLOW: begin
74             if(light_cnt == YELLOW_CNT) begin
75                 light_cnt <= 6'b0;
76             end
77             else begin
78                 light_cnt <= light_cnt + 6'b1;
79             end
80             green <= 1'b0;
81             red <= 1'b0;
82             yellow <= 1'b1;
83         end
84         RED: begin
85             if(light_cnt == RED_CNT) begin
86                 light_cnt <= 6'b0;
87             end
88             else begin
89                 light_cnt <= light_cnt + 6'b1;
90             end
91             green <= 1'b0;
92             red <= 1'b1;
93             yellow <= 1'b0;
94         end
95         default:;
96     endcase
97 end
98 end
```

模块讲解




模块讲解



模块讲解

circle_h_max_table.coe和circle_h_min_table.coe



```
circle_h_max_table u_circle_h_max_table(  
    .addra(addr[9:0]),  
    .clka(clk),  
    .douta(circle_h_max)  
);  
circle_h_min_table u_circle_h_min_table(  
    .addra(addr[9:0]),  
    .clka(clk),  
    .douta(circle_h_min)  
);
```

调用coe

Search: (3 matches)

Name	AXI4	Status	License	VLNV
▼ Vivado Repository				
▼ Embedded Processing				
▼ Memory and Memory Controller				
AXI BRAM Controller	AXI4	Production	Included	xilinx.com:ip:axi_bram_ctrl:4.1
LMB BRAM Controller	AXI4	Production	Included	xilinx.com:ip:lmb_bram_if_ctrlr:4.0
▼ Memories & Storage Elements				
▼ RAMs & ROMs & BRAM				
Block Memory Generator	AXI4	Production	Included	xilinx.com:ip:blk_mem_gen:8.4

Re-customize IP

Block Memory Generator (8.3)

[Documentation](#) [IP Location](#) [Switch to Defaults](#)

IP SymbolPower Estimation

☒ Show disabled ports

+

AXI_SLAVE_S_AXI

+

AXILite_SLAVE_S_AXI

+

BRAM_PORTA

+

BRAM_PORTB

regcea

regceb

injectsbiterr

injectdbiterr

eccpiece

sleep

deepsleep

shutdown

s_ack

s_aresetn

s_axi_injectsbiterr

s_axi_injectdbiterr

sbiterr

dbiterr

rdaddrecc[9:0]

rsta_busy

rstb_busy

s_axi_sbiterr

s_axi_dbiterr

s_axi_rldaddrecc[9:0]

Component Namecircle_h_max_table

BasicPort A OptionsOther OptionsSummary

Interface TypeNative

Memory TypeSingle Port ROM

☐ Generate address interface with 32 bits

☐ Common Clock

ECC Options

ECC TypeNo ECC

☐ Error Injection PinsSingle Bit Error Injection

Write Enable

☐ Byte Write Enable

Byte Size (bits)9

Algorithm Options

Defines the algorithm used to concatenate the block RAM primitives.
Refer datasheet for more information.

AlgorithmMinimum Area

Primitive8kx2

Customization changes are not allowed [more info](#)

OK

Cancel

调用coe

Re-customize IP

Block Memory Generator (8.3)

Documentation IP Location Switch to Defaults

IP Symbol Power Estimation

☒ Show disabled ports

Component Name: circle_h_max_table

Basic Port A Options Other Options Summary

Pipeline Stages within Mux: 0 Mux Size: 1x1

Memory Initialization

☒ Load Init File

Coe File: ../new/circle_h_max_table.coe Browse Edit

☐ Fill Remaining Memory Locations

Remaining Memory Locations (Hex): 0

Structural/UniSim Simulation Model Options

Defines the type of warnings and outputs are generated when a read-write or write-write collision occurs.

Collision Warnings: All

Behavioral Simulation Model Options

☐ Disable Collision Warnings ☐ Disable Out of Range Warnings

Customization changes are not allowed [more info](#) OK Cancel

```
circle_h_max_table u_circle_h_max_table(
    .addra(addr[9:0]),
    .clka(clk),
    .douta(circle_h_max)
);
circle_h_min_table u_circle_h_min_table(
    .addra(addr[9:0]),
    .clka(clk),
    .douta(circle_h_min)
);
```

作业内容

生成比特流文件：

▼ PROGRAM AND DEBUG



Generate Bitstream



▼ Open Hardware Manager

Open Target

Program Device

Add Configuration Memory Devi


作业内容

编程下载：

PROGRAM AND DEBUG

Generate Bitstream


> [Open Hardware Manager](#)



作业内容



编程下载：

注意，请接通板卡电源并开机！



作业内容

编程下载：



作业内容

编程下载：

HARDWARE MANAGER - localhost\xilinx_tcf/Digilent/210351A77B28A

There are no debug cores. [Program device](#) [Refresh device](#)

Hardware

Name	Status
localhost (1)	Connected
xilinx_tcf/Digilent/210351A77B28A	Open
arm_dap_0 (0)	N/A
xc7z010_1 (1)	Not programmed
XADC (System Monitor)	

Hardware Device Properties

xc7z010_1

Name: xc7z010_1
Part: xc7z010
ID code: 13722093
IR length: 6
Status: Not programmed
Programming file: c:\edu.cn/asic/led/led.runs/impl_1/led.bit

Program Device

Select a bitstream programming file and download it to your hardware device. You can optionally select a debug probes file that corresponds to the debug cores contained in the bitstream programming file.

Bitstream file: c:\edu.cn/asic/led/led.runs/impl_1/led.bit

Debug probes file:


☒ Enable end of startup check

[Program](#) [Cancel](#)

```
led.v x zybo_z7.xdc x
E:/OneDrive/OneDrive - std.uestc.edu.cn/asic/led/led.srcs/sources_1/new/led.v


21
22 module led(
23     input sys_clk,
24     output reg[3:0] led
25 )
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43 begin
44     counter <= 32'd0;
45     led <= {led[2:0], ~led[3]};
46 end
```


FPGA设计流程




模块思路

paint_a_circle



整体架构



实验任务&评分标准

利用提供IP核及hdmi_controller.v代码完成HDMI/DVI传输协议的通信，达到如下效果：

1、交通灯输出的信号接入HDMI接口，将红绿灯结果显示在屏幕上，时序如下，**分值60**：

状态	绿	黄	红
延时 (s)	10	5	10

2、交通灯输出的信号接入HDMI接口，将红绿灯结果显示在屏幕上，时序如下，**分值25**：

状态	绿	黄闪	红	黄不闪	绿
延时 (s)	10	5	10	5	10

3、加入按键消抖模块，xdc文件加上按键输入，实现如下时序，**分值15**：
初始状态：绿灯亮10秒，黄闪5秒，红灯亮10秒，黄不闪5秒，绿灯亮10秒
按键按下：一直为红灯
再次按下：绿灯亮10秒，黄闪5秒，红灯亮10秒，黄不闪5秒，绿灯亮10秒
再次按下：一直为红灯
.....

第一次大作业

✓任务：

1) 完成实验任务

2) 5月9日下课之前找助教现场验收

3) 5月9日下课之前提交实验报告

✓报告格式要求：电子档，pdf，文件命名“**第N次大作业_学号_姓名**”，如：第1次大作业_202252012031_魏浩杰；

✓提交方式：5月9日下课之前提交至助教邮箱：**3136302362@qq.com**，逾期酌情扣分，请同学们注意按时提交作业。