

3. project_fifo

3.1. syn_fifo 同步fifo



3.2. asy fifo 异步fifo



读写.txt文件

uzhen fifo > project fifo > data fifo

名称	修改日期	类型	大小
input_asy_data_b.txt	2020/12/24 17:54	文本文档	1 KB
input_syn_data_b.txt	2020/12/24 17:54	文本文档	1 KB
output_asy_data_b.txt	2020/12/24 19:00	文本文档	1 KB
output_syn_data_b.txt	2020/12/24 19:04	文本文档	1 KB

课堂练习

- 1. 仿真理解同步和异步的差别
- 2. 学会使用 readmemb 和 fwrite函数读写文件
- 3. 完成同步和异步FIFO设计与仿

真

> project_fifo > project_fifo.sim > sim_1 > behav > xsim >

注意: ADDR_WIDTH = 5

1

3.1. syn_fifo 同步fifo

```
module syn fifo #(
         parameter DATA WIDTH = 16,
         parameter ADDR_WIDTH = 14, //
                                             depth
         parameter remain_num = 'd6
                                            clk,
29
         input
30
         input
                                             rst_n ,
31
         input
                                             rd_en ,
32
                         [DATA WIDTH-1:0]
                                             rd data,
33
         output reg
                                             valid.
34
         output reg
35
36
         input
                                             wr_en ,
                        [DATA_WIDTH-1:0]
37
         input
                                             wr_data ,
38
                                             full.
39
         output
                                            near full,
         output
         output
                                             empty
         wire [ADDR_WIDTH-1:0] rd_addr ;
         wire [ADDR_WIDTH-1:0] wr_addr ;
         reg [ADDR_WIDTH:0] rd_addr_ptr ;
         reg [ADDR_WIDTH:0] wr_addr_ptr ;
         assign rd_addr = rd_addr_ptr[ADDR_WIDTH-1:0];
         assign wr_addr = wr_addr_ptr[ADDR_WIDTH-1:0];
```

```
reg [DATA_WIDTH-1:0] fifo_mem [{ADDR_WIDTH {1'b1}}:0];
53
54
       integer 1;
55 🖨
       // write fifo data
56 !
57
       always @(posedge clk or negedge rst_n)
58 ⊝
59 🖨
       begin
          if (!rst n)
60 🗇
61 🖨
          begin
              for (i = 0; i \le {ADDR_WIDTH {1'b1}}; i = i + 1)
62 🖨
                 fifo mem[i] <= {DATA WIDTH {1'b0}};
63 🗇
64 🛆
          end
65
          else
66 🖨
          begin
             if (wr_en && (~full))
67 □
68 🖨
             begin
                 fifo mem[wr addr] <= wr data;
69
70 A
              end
              else
72 🖨
              begin
                 fifo_mem[wr_addr] <= fifo_mem[wr_addr];
73
              end
74 🖨
75 🖒
          end
       end
76 🗇
77 🖨
       78
       // read fifo data
79 🖨
       always @(posedge clk or negedge rst_n)
80 🖨
```

```
81 🖨
         begin
            if (!rst n)
 82 🖨
 83 🗇
            begin
                rd_data <= {DATA_WIDTH {1'b0}};
 84
                valid <= 1'b0;
 85
 86
            end
 87
            else
 88
                if (rd_en && (~empty))
 89 G
                   rd_data <= fifo_mem[rd_addr];
 91
                   valid <= 1'b1;
 93
                end
 94
                else
                begin
 95 🖨
                   rd_data <= rd_data;
 96
                   valid <= 1'b0:
 97
 98 🖨
                end
 99 🖨
            end
100 🛆
         101 ⊖
         // write addr control
102
103 🔿
         104 🖨
         always @(posedge clk or negedge rst_n)
         begin
105 ⊖
            if (!rst_n)
106 🖨
                wr_addr_ptr <= {(ADDR_WIDTH+1) {1'b0}};</pre>
107
108
            else
            begin
109 🖨
```

3.1. syn_fifo 同步fifo

```
if (wr_en && (~full))
110 🖯
                   wr_addr_ptr <= wr_addr_ptr + 1'b1;</pre>
111
112
                   wr_addr_ptr <= wr_addr_ptr;</pre>
113 🖨
114 🗇
            end
115 🖨
         end
116 ⊖
         117
         // read addr control
         118 🖨
         always @(posedge clk or negedge rst_n)
119 ⊖
120 🖨
         begin
            if (!rst n)
121 ⊖
                rd_addr_ptr <= {(ADDR_WIDTH+1) {1'b0}};
122
123
            else
124 🗇
                if (rd_en && (~empty))
125 ⊖
                   rd_addr_ptr <= rd_addr_ptr + 1'b1;
126
                else
127
                   rd_addr_ptr <= rd_addr_ptr;
128 🗇
129 🖨
            end
130 🖨
         end
131 🖨
         132
         // full and empty judgement
133
         assign full = ((rd_addr == wr_addr) && (rd_addr_ptr[ADDR_WIDTH] != wr_addr_ptr[ADDR_WIDTH]));
134
         assign near_full = ((rd_addr + remain_num) >= wr_addr) && (rd_addr_ptr[ADDR_WIDTH] != wr_addr_ptr[ADDR_WIDTH]);
135
136
         assign empty = (rd_addr_ptr == wr_addr_ptr);
137
138 🖨 endmodule
```

3.1. tb_syn_fifo

```
23 nodule tb_syn_fifo #(
                                                     53
                                                              .full(full),
         parameter DATA_WIDTH = 16,
24
                                                     54
                                                              .near_full(near_full),
         parameter ADDR_WIDTH = 14, //
25
                                                              .empty(empty)
                                                     55
26
                                                     56
                                                        );
         parameter remain_num = 'd6
                                                     57
         ) (
28
                                                     58 initial begin
29
                                                               clk = 1:
                                                     59
        );
30
                                                              forever #5 clk = ~clk;
                                                     60
31
                                                     61 😑 end
     reg clk, rst_n;
32
                                                     62
33
                                                     63 🖨 initial begin
     reg rd_en;
                                                              rst_n = 'd1;
                                                     64
     wire [DATA_WIDTH-1:0] rd_data;
                                                              rd en = 'd0;
                                                     65
     wire valid:
                                                              wr_en = 'd0;
                                                     66 '
37
                                                              wr_data = 'd0;
                                                     67
     reg wr_en;
                                                              #50 \text{ rst } n = 'd0:
                                                     68
     reg [DATA_WIDTH-1:0] wr_data;
                                                              #50 rst_n = 'd1;
                                                     69
40
                                                     70 🚖 end
     wire full, near_full, empty;
                                                     71
     syn_fifo syn_fifo(
                                                          reg [DATA_WIDTH-1:0] input_data [9:0];
         .clk(clk),
43
                                                          initial begin
                                                     73
         .rst_n(rst_n),
44
                                                     74
                                                               #500:
45
                                                              $readmemb("C:/Users/yuzhi/Desktop/zhuzhen_fifo/project_fifo/data_fifo/input_syn_data_b.txt", input_data);
                                                     75
         .rd_en(rd_en),
46
                                                     76
                                                          end
         .rd data(rd data),
47
                                                     77
         .valid(valid),
48
                                                           integer cnt_rd_data;
49
                                                          integer fp_rd_data;
         .wr_en(wr_en),
50
                                                     80 initial begin
         .wr_data(wr_data),
51
                                                              cnt_rd_data = 0;
```

3.1. tb_syn_fifo

```
fp_rd_data = $fopen("C:/Users/yuzhi/Desktop/zhuzhen_fifo/project_fifo/data_fifo/output_syn_data_b.txt","w")
82
83
     integer ii;
    initial begin
         #1000:
         for(ii = 0;ii < 10; ii++)begin
             @(negedge clk)begin
                 wr_en <= 'd1;
                 wr_data <= input_data[ii];</pre>
             end
             @(negedge clk)begin
                 wr_en <= 'd0;
             repeat (10) @(negedge clk);
         end
         for(ii = 0;ii < 10; ii++)begin
             @(negedge clk)begin
                                                                                                                                 if (syn_fifo. valid) begin
                                                                                                                       111
                 rd_en <= 'd1;
                                                                                                                                     cnt_rd_data <= cnt_rd_data + 'd1;</pre>
                                                                                                                       112
             end
                                                                                                                                     if(cnt_rd_data == 'd9)begin
                                                                                                                       113 9
             @(negedge clk)begin
                                                                                                                                         $fclose(fp_rd_data);
                                                                                                                       114
                 rd_en <= 'd0;
                                                                                                                       115 (
                                                                                                                                     end
             end
                                                                                                                                     $fwrite(fp_rd_data, "%b\n", $signed(syn_fifo.rd_data));
                                                                                                                       116
             repeat (10) @(negedge clk);
                                                                                                                       117 6
                                                                                                                                 end
         end
                                                                                                                       118 🖯 end
                                                                                                                       119
                                                                                                                       120 🖨 endmodule
   always @(negedge clk)begin
                                                                                                                       121
```

注意: ADDR_WIDTH = 5

3.2. asy_fifo 异步fifo

```
4 - module asy_fifo #(
                     data_width = 16,
         parameter
                      addr_width = 14
         parameter
         ) (
          input
                                          rst_n,
 9
          input
                                          wr_clk,
          input
10
                                           wr_en,
                     [data_width-1:0]
          input
                                           din.
                                          rd_clk,
          input
                                          rd_en,
          input
                                          valid,
          output reg
          output reg [data_width-1:0]
                                          dout,
16
          output
                                           empty,
                                           full
17
          output
18
         localparam data_depth = 1 << addr_width;</pre>
19
20
                [addr_width:0]
                                   wr_addr_ptr;
21
                [addr_width:0]
                                  rd_addr_ptr;
22
         reg
               [addr_width-1:0] wr_addr;
23
         wire
                [addr_width-1:0] rd_addr;
24
                [addr_width:0]
                                   wr_addr_gray;
         wire
                [addr_width:0]
                                   wr_addr_gray_d1;
         reg
                [addr_width:0]
                                   wr_addr_gray_d2;
         reg
                [addr_width:0]
                                   rd_addr_gray;
         wire
                 [addr_width:0]
                                   rd_addr_gray_d1;
30
         reg
                 [addr_width:0]
                                   rd_addr_gray_d2;
31
32
```

```
reg [data_width-1:0] fifo_ram [data_depth-1:0];
34
35
36
        37
        integer i;
        always@(posedge wr_clk or negedge rst_n) begin
38 ⊝
39 🖨
            if(rst n == 1'b0) begin
               for (i = 0; i < data_depth; i = i + 1) begin
40 ⊝
                   fifo ram[i] <= 'h0;
41
               end
42 🖨
43 □
            end else begin
               if(wr_en && (~full)) begin
44 🗇
                   fifo_ram[wr_addr] <= din;
45
46
               end else begin
                   fifo_ram[wr_addr] <= fifo_ram[wr_addr];</pre>
47 !
48
49 🖯
            end
50 🖨
        end
51
        always@(posedge rd_clk or negedge rst_n) begin
52 🖯
            if(rst n == 1'b0) begin
53 🖨
               dout <= 'h0:
54
               valid <= 1'b0;
55
            end else begin
56 □
57 🖨
               if(rd_en && (~empty)) begin
                   dout <= fifo_ram[rd_addr];</pre>
58
                   valid <= 1'b1;
59
               end else begin
60 🖨
                   dout <= 'd0;
                                        // 复位
61
                   valid <= 1'b0;
62
```

3.2. asy_fifo 异步fifo

```
63 🖨
                  end
64 🖨
              end
          end
65 🖯
         assign wr_addr = wr_addr_ptr[addr_width-1-:addr_width];
66
         assign rd_addr = rd_addr_ptr[addr_width-1-:addr_width];
67
68
         always @(posedge wr clk, negedge rst n)
69 □
         begin
70 🖨
             if(!rst_n)
71 🗇
             begin
72 ⊖
                 rd_addr_gray_d1 <= 'b0;
73
                 rd addr grav d2 <= 'b0;
74
75 A
              end
76
              else
77 🖨
              begin
                 rd_addr_gray_d1 <= rd_addr_gray;
78
                 rd_addr_gray_d2 <= rd_addr_gray_d1;
79
              end
80 🖨
         end
81 🖯
82 🖨
          always @(posedge wr_clk or negedge rst_n) begin
             if(rst_n == 1'b0)
83 🗇
                 wr addr ptr <= 'h0:
84
             else if(wr_en && (~full))
85 ⊖
                 wr_addr_ptr <= wr_addr_ptr + 1;</pre>
86
87
88
                 wr_addr_ptr <= wr_addr_ptr;</pre>
89 🖨
          end
90 1
         always @(posedge rd_clk or negedge rst_n)
91 🗇
```

```
92 🖨
          begin
             if(rst_n == 1'b0)
 93 🖨
 94 🗇
             begin
                 wr_addr_gray_d1<=0;
 95
                 wr addr gray d2<=0;
 96
 97 🖨
              end
              else
 98
 99 🖨
              begin
                 wr_addr_gray_d1 <= wr_addr_gray;</pre>
100
                 wr_addr_gray_d2 <= wr_addr_gray_d1;</pre>
101
102 🛆
              end
103 🔿
          end
          always@(posedge rd_clk or negedge rst_n) begin
104 🖨
             if(rst_n == 1'b0)
105 ⊝
                 rd addr ptr <= 'h0;
106
              else if(rd_en && (~empty))
107 □
                 rd addr ptr <= rd addr ptr + 1;
108
109
              else
                 rd addr ptr <= rd addr ptr;
110 🔿
111 🛆
          end
112
113
                                             assign wr_addr_gray = (wr_addr_ptr >> 1) ^ wr_addr_ptr;
114
          assign rd_addr_gray = (rd_addr_ptr >> 1) ^ rd_addr_ptr;
115
116
          assign full = (wr addr gray == {~(rd addr gray d2[addr width-:2]), rd addr gray d2[addr width-2:0]})
117
          assign empty = ( rd_addr_gray == wr_addr_gray_d2 );
118
119
120 🖨 endmodule
```

3.2. tb_asy_fifo

```
23 nodule tb_asy_fifo #(
         parameter data_width = 16,
24
         parameter addr_width = 8
25
         ) (
26
         );
28
29
     reg rst_n;
31
     reg wr_clk, wr_en;
     reg [data_width-1:0] din;
34
     reg rd_clk, rd_en;
36
     wire valid:
     wire [data_width-1:0] dout;
     wire empty, full;
40
     asy_fifo asy_fifo(
         .rst_n(rst_n),
43
         .wr_clk(wr_clk),
44
         .wr_en(wr_en),
45
         .din(din),
46
47
         .rd_clk(rd_clk),
48
         .rd_en(rd_en),
49
50
         .valid(valid),
51
```

```
.dout(dout),
52
53
         .full(full),
54
         .empty(empty)
55
56
   initial begin
         wr_clk = 1;
         forever #5 wr_clk = ~wr_clk;
61
   end
   😑 initial begin
         rd_clk = 1;
         forever #10 rd_clk = ~rd_clk;
   end
68 initial begin
         rst_n = 'd1;
        rd_en = 'd0;
70
         wr_en = 'd0;
71
         din = 'd0;
72
         #50 \text{ rst_n} = 'd0;
73
         #50 rst_n = 'd1;
74
75 🖨 end
76
     reg [data_width-1:0] input_data [9:0];
78 ⊖ initial begin
         #500:
79
         $readmemb("C:/Users/yuzhi/Desktop/zhuzhen_fifo/project_fifo/data_fifo/input_asy_data_b.txt", input_data);
80
```

3.2. tb_asy_fifo

```
81 🖨 end
 82
      integer cnt_rd_data;
      integer fp_rd_data;
 85 - initial begin
          cnt_rd_data = 0;
 86
          fp_rd_data = $fopen("C:/Users/yuzhi/Desktop/zhuzhen_fifo/project_fifo/data_fifo/output_asy_data_b.txt", "w");
 88 🖨 end
 89
      integer ii;
 91 🖨 initial begin
 92
          #1000;
 93 🖨
          for(ii = 0;ii < 10; ii++)begin
                                                                                                               110 🗇
                                                                                                                              end
                                                                                                                             repeat (10) @(negedge rd_clk);
              @(negedge wr_clk)begin
 94 🖯
                                                                                                               111
                 wr_en <= 'd1;
                                                                                                               112 🖨
 95
                                                                                                                          end
                  din <= input_data[ii];
                                                                                                               113 🖨 end
 96
 97 🖨
              end
                                                                                                                114
              @(negedge wr clk)begin
                                                                                                               115 - always @(negedge rd_clk)begin
 98 🗇
                  wr_en <= 'd0;
                                                                                                                         if (asy_fifo.valid) begin
 99
                                                                                                                116 🗇
                                                                                                                             cnt_rd_data <= cnt_rd_data + 'd1;</pre>
100 🖨
                                                                                                               117
              repeat (10) @(negedge wr_clk);
                                                                                                                             if(cnt_rd_data == 'd9)begin
101
                                                                                                                118 🖨
102 🖨
                                                                                                                                  $fclose(fp_rd_data);
          end
                                                                                                                119
103
                                                                                                                120 🖨
          for(ii = 0;ii < 10; ii++)begin
104 🖨
                                                                                                                              $fwrite(fp_rd_data, "%b\n", $signed(asy_fifo. dout));
                                                                                                                121
              @(negedge rd_clk)begin
105 ⊝
                                                                                                               122 🖨
                                                                                                                          end
                 rd_en <= 'd1;
106
                                                                                                               123 ⊝ end
                                                                                                               124
107 🖨
              end
              @(negedge rd_clk)begin
                                                                                                               125 🖨 endmodule
108 ⊝
                 rd_en <= 'd0;
                                                                                                               126
109
```