1. Multiplier 1 && Multiplier 2

只要RTL Schematic即可

```
module mul_1(
  input [3:0] a,b,c,d,

√ output reg [15:0] out


      );
  reg [7:0] temp_data_1;
  reg [11:0] temp_data_2;

√ always@(*) begin


      temp_data_1 = a*b;
      temp_data_2 = temp_data_1*c;
      out = temp data 2*d;
  end
  endmodule
```

```
module mul_2(
input [3:0] a,b,c,d,
output reg [15:0] out
    );
reg [7:0] temp_data_1;
reg [7:0] temp_data_2;
always@(*) begin
    temp_data_1 = a*b;
    temp_data_2 = c*d;
    out = temp_data_1*temp_data_2;
end
endmodule
```

1 打开IP核的目录列表




2 搜索bram, 找到 Block Memory Generator



3 7

双击Block Memory Generator, 打开下面Basic界面进行配置



单口RAM只有一个端口(A端口):可以对A端口讲行读写。


简化双口RAM有两个端口(A和B端口):


但是A端口只能进行写入操作,不 能进行读出操作,而B端口则只能 进行读出操作,不能进行写入操作。

真双口RAM有两个端口(A和B端口):


A和B端口都能进行读写操作。

4 切换配置页,打开下面Port A Options界面进行配置,配置完点击OK 5 点击Generate,完成配置





6 回到**Sources栏,展开**bram_sp,点击vhd文件,查看端口信息




7 新建**bram_ipcore.v文件,例**化bram_sp ip

```
module bram ipcore#(
   parameter DATA_WIDTH = 8,
   parameter ADDR_WIDTH = 4,
   parameter RAM DEPTH = (1 << ADDR WIDTH)</pre>
   //-----Input Ports-----
                      clka, //Clock Input
   input wire
   input wire [ADDR_WIDTH-1:0] addra, //Address Input
   input wire [DATA WIDTH-1:0] dina, //Data Input
   input wire
                             ena, //Chip Select
                                    //Write Enable / Read Enable
   input wire
                             wea,
   //-----Output Ports-----
   output wire [DATA_WIDTH-1:0]
                             douta
   );
   bram sp i bram sp(
           根据第6步查看的端口信息,完成例化
   );
endmodule
```

新建bram_ipcore_tb.v文件, 将ram_sp_sr_sw_tb.v中的例化模块对应修改就行,其他保持不变

1 根据下图,完成相应代码部分



i_ram_sp是RAM case完成的,可以直接使用 add_half.v是之前作业完成过的,这里直接给出,见文件资料

```
define READ
               2'b01
define WRITE
               2'b10
define READ ADD 2'b11
module simple project#(
   parameter DATA WIDTH = 8,
   parameter ADDR_WIDTH = 4,
   parameter RAM DEPTH = (1 << (ADDR WIDTH))</pre>
   input
                                clk,
   input
                                rst n,
           [1:0]
                                select,
   input
           [DATA WIDTH-1:0]
                                dataA,
   input
            [ADDR WIDTH-1:0]
   input
                                addr,
   output
           [DATA WIDTH-1:0]
                                dout,
   output
                                cout
   );
   //Inner signals
                                dout buf ram;
   wire
            [DATA WIDTH-1:0]
                                dout buf add;
   wire
            [DATA WIDTH-1:0]
                                ena;
   reg
                                wea;
                                enable;
   reg
```

```
//MUX
//Interconnections
ram_sp_sr_sw #(DATA WIDTH,ADDR WIDTH,RAM DEPTH)
i ram sp sr sw(
    .clka
                 (clk),
    .addra
                     ),
    .dina
    .ena
                 (ena
    .wea
                 (wea
    .douta
);
add half
            #(DATA WIDTH)
i add half(
                     ),
    ·a
    .enable
                 (enable),
    .sum
                    )
    .c out
```

```
68
         //control
69
         always @(posedge clk or negedge rst_n) begin
             if (!rst_n) begin
70
                              <= 1'b0;
71
                 ena
72
                              <= 1'b0;
                 wea
73
                 enable
                              <= 1'b0;
74
             end
75
             else begin
76
                 case (select)
77
                      `READ: begin
78
                                      <= 1'b1;
                          ena
                                      <= 1'b0;
79
                          wea
                          enable
                                      <= 1'b0;
81
                      end
82
                      `WRITE:begin
83
                                      <= 1'b1;
                          ena
84
                                      <= 1'b1;
                          wea
85
                                      <= 1'b0;
                          enable
                      end
```

```
87 🗸
                      `READ_ADD:begin
                                      <= 1'b1;
                          ena
                                      <= 1'b0;
89
                          wea
90
                          enable
                                      <= 1'b1;
91
                      end
92 ~
                      default: begin
93
                                      <= 1'b0;
                          ena
94
                                      <= 1'b0;
                          wea
                                      <= 1'b0;
95
                          enable
96
                      end
97
                  endcase
              end
99
          end
      endmodule
100
```

2 tb_simple_project.v跟之前的testbench文件基本一致,这里直接给出,见文件资料 修改下文件路径即可

要求最后输出的OutputData.txt文件内容跟OutputData_groundtruth.txt内容一致

OutputData_Groundtruth.txt