

Inverter Chain Sizing and Layout

Submitted by:

Rajnish Tailor

110006068

Guidance of:

Dr. Chunhong Chen

(Professor)

and

Michael Zhan

(G.A.)



**University
of Windsor**

DIGITAL INTEGRATED CIRCUIT DESIGN

(ELEC4330-91-R-2020S)

Faculty of Engineering University of Windsor, Canada

Inter-Summer 2020 Semester

Problem description:

In this project, the task is to design an inverter chain/buffer system which can drive a load capacitance of 20pF. In this the challenge will be to determine the input capacitance of the CMOS inverter and design the remaining stages accordingly. We have two have two different stage values $N=3$ and $N=5$ for the chain. Both of them give different amount of propagation delay. Also, following this we have to find the optimal value of N . Lastly, design the 3-Stage inverter chain on the VLSI MAGIC tool.

Given Input Parameters:

Following are the parameters already provided to us for the designing:

Input gate capacitance = 10fF

Load capacitance $C_L = 20\text{pF}$,

Intrinsic delay $t_{po} = 70\text{ps}$

Part-A: Two Stage Buffer ($N=3$ inverter chain)

Procedure:

- For the initial CMOS inverter design we have the intrinsic delay must be set to 70ps by designing a CMOS inverter circuit without any load capacitance C_L as shown in Figure-1 with NMOS transistor parameters: $k_p = 10\mu$, $t_{ox} = 2\text{nm}$, $W = 1\mu$, and $L = 0.25\mu$ and PMOS transistor parameters: $k_p = 3\mu$, $t_{ox} = 2\text{nm}$, $W = 3\mu$, and $L = 0.25\mu$.




Figure – A.1a

- The input pulse has parameters like $V_1=0V$, $V_2=2.5V$, $TR=TF=0.01ps$, $PW=200ps$ and $PER=400ps$. And supply voltage $V_{dd}=2.5V$. The circuit is set to transient analysis and simulated with run time as 400ps with a maximum step time of 1ps. The task in hand is to adjust the K_p and/or t_{ox} value to get the average t_p ps which is same as out intrinsic delay.




Figure – A.1b

- In the above figure I have adjusted the value of K_p (didn't need to change t_{ox})
Average $t_{p0} = 70.2615ps$; $t_{pLH} = 69.935ps$; $t_{pHL} = 70.588ps$
For PMOS: $k_p = 2.86\mu$ and $t_{ox} = 2n$
For NMOS: $k_p = 8\mu$ and $t_{ox} = 2n$
- Now we need to make 2 different circuits,
 - The one we have already prepared with propagation delay 70ps, we simply add a load capacitance of 10fF to it.
 - One more circuit with additional inverter to it (2 inverter cascaded).
Now we compare the output in of the single inverter circuit (mentioned a) and the intermediate voltage between the 2 inverter circuit (mentioned b)




Figure – A.2a

- Below is the graph plot of the vout1, vout2 and the difference between the two




Figure – A.2b

- Furthermore, we are asked to adjust value of W in transistor M3 and M4 in order to get least to no difference, but keeping the sizing factor same

$$\circ V_{out1} = 0.28ns$$

$$\circ V_{out2} = 0.3ns$$

As the values are close by I do not need to adjust my W values and the sizing factor for me is $S = 1$.

- This what we have obtained are the final sizes of the transistor. Ahead of this we need to design a 3 inverter chain circuit and attach a load capacitance of 20pF to it and check on its output. Along with this we also need to theoretically find out the output delay of a 3 stage inverter chain,

As per the calculations and given ; $f=12.599$, $L=0.25 \mu m$

For stage 1(unit size inverter):

PMOS, $W = 3\mu m$

NMOS, $W = 1\mu m$

For stage 2:

PMOS, $W = 3\mu * 12.599 = 37.797\mu m$

NMOS, $W = 1\mu * 12.599 = 12.599\mu m$

For stage 3:

PMOS, $W = 3\mu * 12.599^2 = 476.204\mu m$

NMOS, $W = 1\mu * 12.599^2 = 158.73\mu m$




Figure-A.3a




Figure-A.3b




Figure – A.3c

we have $\gamma = 1/3$, $t_{p0} = 70 \text{ ps}$

For $N=3$

from textbook; $t_p = N t_{p0} \{1 + F / \gamma\}$

Now $F = f^N = \frac{C_L}{C_i} = \frac{20 \times 10^{-12}}{10 \times 10^{-15}} = 2000$

$f = \sqrt[3]{2000} = 12.599$

$\therefore t_p = 3 \times 70 \text{ ps} \{1 + 12.599 \times 3\}$

$t_p = 8.147 \text{ ns}$

Figure – A.3d

- In the above images we can see that the for $N=3$
 - Experimental Delay; $T_p = 10.835 \text{ ns}$
 - Theoretical Delay; $T_p = 8.147 \text{ ns}$

Part-B: 4 Stage Buffer ($N=5$ inverter chain)

Procedure:

- Similar to Part a, we perform similar steps to find the theoretical delay and experimental delay of a 5 stage inverter chain.

As per the calculations and given ; $f=4.573$, $L=0.25 \mu\text{m}$

For stage 1(unit size inverter):

PMOS, $W = 3 \mu\text{m}$

NMOS, $W = 1 \mu\text{m}$

For stage 2:

PMOS, $W = 3\mu \cdot 4.573 = 13.719\mu\text{m}$

NMOS, $W = 1\mu \cdot 4.573 = 4.573\mu\text{m}$

For stage 3:

PMOS, $W = 3\mu \cdot 4.57^2 = 62.737\mu\text{m}$

NMOS, $W = 1\mu \cdot 4.57^2 = 20.912\mu\text{m}$

For stage 4:

PMOS, $W = 3\mu \cdot (4.57)^3 = 286.896\mu\text{m}$

NMOS, $W = 1\mu \cdot (4.57)^3 = 95.632\mu\text{m}$

For stage 5:

PMOS, $W = 3\mu \cdot (4.57)^4 = 1311.977\mu\text{m}$

NMOS, $W = 1\mu \cdot (4.57)^4 = 437.326\mu\text{m}$




Figure-B.1a




Figure-B.1b




Figure-B.1c

\Rightarrow We have $\gamma^2 = 1/3$, $t_{p0} = 70 \text{ ps}$
 For $N=5$
 from textbook; $t_p = N t_{p0} \{ 1 + F \gamma^2 \}$
 Now $F = f^N = \frac{C_i}{C_o} = 2000$
 $f = \sqrt[5]{2000} = 4.573$
 $\therefore t_p = 5 \times 70 \text{ p} \{ 1 + 4.573 \times 3 \}$
 $t_p = 5.152 \text{ ns}$

Figure-B.1d

- In the above images we can see that the for $N=5$
 - Experimental Delay; $T_p = 7.8157 \text{ ns}$
 - Theoretical Delay; $T_p = 5.152 \text{ ns}$

Optimum Number of stages

For optimum N ; $\delta^2 = 1/3$
first we take $f = 3.6$
$$N = \frac{\ln 2000}{\ln 3.6} = 5.934 \approx 6$$

$$N = 6 \Rightarrow f = \sqrt[6]{2000} = 3.55$$

$$\therefore t_p|_{N=6} = 6 \times 70 \text{ p} \times \{1 + 3.55 \times 3\} = 4.893 \text{ ns}$$

$$\boxed{t_p|_{N=6} = 4.893 \text{ ns}}$$

As per procedure: $N+1 = 7$
$$\therefore f = \sqrt[7]{2000} = 2.962$$

$$\therefore t_p = 7 \times 70 \text{ p} \times \{1 + 2.962 \times 3\} = 4.844 \text{ ns}$$

$$\boxed{t_p = 4.844 \text{ ns}}$$

$$N-1 = 5$$

$$f = \sqrt[5]{2000} = 4.573$$

$$t_p = 5 \times 70 \text{ p} \times \{1 + 4.573 \times 3\} = 5.152 \text{ ns}$$

$$\boxed{t_p = 5.152 \text{ ns}}$$

Hence the optimal value of $\underline{N=7}$ & $f = 2.962$

Figure-B.2a

- As the final N and f are 7 and 2.962 respectively, we form a seven stage inverter chain to minimize our delay

As per the calculations and given ; $f=2.962$, $L=0.25 \mu\text{m}$

For stage 1(unit size inverter):

$$\text{PMOS, } W = 3\mu\text{m}$$

$$\text{NMOS, } W = 1\mu\text{m}$$

For stage 2:

$$\text{PMOS, } W = 3\mu * 2.962 = 8.886\mu\text{m}$$

$$\text{NMOS, } W = 1\mu * 2.962 = 2.962\mu\text{m}$$

For stage 3:

$$\text{PMOS, } W = 3\mu * 2.962^2 = 26.320\mu\text{m}$$

$$\text{NMOS, } W = 1\mu * 2.962^2 = 8.773\mu\text{m}$$

For stage 4:

$$\text{PMOS, } W = 3\mu * (2.962)^3 = 77.961\mu\text{m}$$

$$\text{NMOS, } W = 1\mu * (2.962)^3 = 25.987\mu\text{m}$$

For stage 5:

$$\text{PMOS, } W = 3\mu * (2.962)^4 = 230.92\mu\text{m}$$

$$\text{NMOS, } W = 1\mu * (2.962)^4 = 76.973\mu\text{m}$$

For stage 6:



$$\text{PMOS, } W = 3\mu * (2.962)^5 = 683.985\mu\text{m}$$

$$\text{NMOS, } W = 1\mu * (2.962)^5 = 227.995\mu\text{m}$$

For stage 7:

$$\text{PMOS, } W = 3\mu * (2.962)^6 = 2025.963\mu\text{m}$$

$$\text{NMOS, } W = 1\mu * (2.962)^6 = 675.321\mu\text{m}$$






Figure -B.2d

- In the above images we can see that the for N=5
 - Experimental Delay; $T_p = 7.7810\text{ns}$
 - Theoretical Delay; $T_p = 4.844\text{ns}$

Part-C: MAGIC Layout Design (N=3 inverter chain)

Here we have to draw a 3 stage inverter chain corresponding to our values obtained in the PSpice. We will be using a tool called MAGIC for this.

For the demonstration purposes the transistor sizes are scaled down to few number of grid boxes, but the below image shows you the actual number of boxes required by on PMOS and NMOS transistor.


Technology: scmos

$L = 0.25\mu\text{m} \Rightarrow \text{Lambda} = 0.125\mu\text{m}$

S1	P	3	=	24 boxes
	N	1	=	8
S2	P	37.797	=	302.376
	N	12.599	=	101.1
S3	P	476.204	=	3810
	N	158.935	=	1270

Figure-C.1

Below is the layout in MAGIC



Conclusions:

- The Area calculations

Area Calculation

$N=3$

$$\begin{aligned}\text{Total Area} &= \text{Area of } [Inv1 + Inv2 + Inv3] \\ &= (w \cdot L_p + w \cdot L_N)_1 + (w \cdot L_p + w \cdot L_N)_2 + (w \cdot L_p + w \cdot L_N)_3 \\ &= 50002(3+1)0.25 + (37797 + 12599)0.25 + (476204 + 158735)0.25\end{aligned}$$

$\text{Area} = 172.334 \text{ } \mu\text{m}^2$

$N=5$

$$\begin{aligned}\text{Total Area} &= \text{Area of } [Inv1 + Inv2 + Inv3 + Inv4 + Inv5] \\ &= [3+1 + 13.719 + 4.573 + 62.737 + 20.912 + 286.806 \\ &\quad + 95.632 + 1311.977 + 437.326] \times 0.25\end{aligned}$$

$\text{Total Area} = 554.87 \text{ } \mu\text{m}^2$

$N=7$

$$\begin{aligned}\text{Total Area} &= \text{Area of } \left\{ \begin{array}{l} Inv1 + Inv2 + Inv3 + \\ Inv4 + Inv5 + Inv6 + Inv7 \end{array} \right\} \\ &= [3+1 + 8.886 + 2.962 + 26.320 + 8.773 + 77.961 \\ &\quad + 25.987 + 230.92 + 76.973 + 683.985 + 227.995 \\ &\quad + 2025.963 + 675.321] \times 0.25\end{aligned}$$

$\text{Total Area} = 1019.0115 \text{ } \mu\text{m}^2$

- We can clearly see above that the area occupied increases with the increase in transistor sizes as well as number (in chain).
- Along with this delays for
 - N=3: 10.835ns
 - N=5: 7.8157ns
 - N=7: 7.7810ns

So, it is clear that as the N increased the total propagation delay decreased. For the optimum value, 7 we have the least delay.

- **Yes, the theoretical values and experimental values have a difference, but that is because theory is an ideal scenario, whereas in experimental scene there are diffusion capacitances between two inverters and other reasons where the input itself get delayed resulting into delay in output too**
- It is also clear that if we want to reduce the delay, we need to compensate over the area used. For N=3 area is least and delay is maximum, while for N=7 area is max and the delay is least