


Digital Design: Principles and Practices

Chapter 5 Verilog HDL



- Copyright © 2018, 2006, 2000 Pearson Education, Inc. All Rights Reserved  Pearson


Vivado Tutorial

Creating a New Project

- Before writing your code draw your project using logic diagram or black boxes.
- To become familiar with Verilog coding in Vivado, we will implement a simple logic function:

$$F(a, b, c) = a \cdot c' + b \cdot c'$$


- Inputs: one bit a,b,c
- Output: one bit F
- Can be implemented as figure shows.



Vivado Tutorial

Creating a New Project

- After launching Vivado,
- click the “Create New Project” icon. Alternatively, you can select File -> New Project.




Xilinx ISE Simulation Tutorial

Vivado Tutorial

Creating a New Project


- You will see the New Project dialog box. Enter a **project name** and
- Select a project **location**. Select the location where you want it to be saved.
- Make certain there are **NO SPACES** in the names!
- You can use letters, numbers, and underscores.
- Select the “Create project sub-directory”. This keeps things neatly organized with a directory for each project and helps avoid problems.
- Click the “**Next >**” button to proceed.



Vivado Tutorial

Specify the Project Type


- Select the “RTL Project”
- Select the “**Do not specify sources at this time**” check-box.
- If you don’t select the check-box the wizard will take you through some additional steps to optionally add preexisting items such as VHDL or Verilog source files, Vivado IP blocks, and XDC constraint files for device pin and timing configuration. For this first project you will add the necessary items later.
- Click the “**Next >**” button to proceed.



Vivado Tutorial

Specify the part family to be Used


- You need to filter down to and select the specific part number for your project.
- Once you select the correct device click the “Next” button to proceed.



Vivado Tutorial

Creating a New Project


- Click **Finish** to create the project.



Vivado Tutorial

working on the project


- The Vivado project window contains a lot of information..
- The “**Flow Navigator**” on the left side of the screen has all the major project phases organized from top to bottom.
- “**Project Manager**” will tell you which phase of the design you have open.



Vivado Tutorial

working on the project


- By clicking on “**Project Settings**” under the Project Manager phase of the Flow Navigator, the setting dialog box will open.



Vivado Tutorial

working on the project


- There are a lot of settings available here for all phases of the project flow, but for now just select “Verilog” from the drop-down for the “Target language” in the “General” project settings and click the “OK” button.



Vivado Tutorial

working on the project

- Now click on “Add Sources” under the Project Manager phase of the Flow Navigator.
- Select the “Add or create design sources” radial and then click the “Next >” button.
-




Xilinx ISE Simulation Tutorial

Vivado Tutorial

working on the project


- Click the “Create File” button or click the green “+” symbol in the upper left corner and select the “Create File...” option.



Vivado Tutorial

working on the project


- Make sure the options shown are selected in the “Create Source File” popup,
- Enter proper name for the “File name”. Click the “OK” button when finished.
- You can enter anything you like for the ‘File name’ as long as it’s valid, but always make certain there are **NO SPACES!**



Vivado Tutorial

working on the project


- After file is created, click on finish.



Vivado Tutorial

working on the project


- Additional “I/O Port Definitions” can be added by either clicking the “+” symbol in the upper left or by simply clicking on the next empty line.



Vivado Tutorial

Defining input/output


- The “Port Name” used in the code.
- Make sure the proper “Direction” is set for each. Click the “OK” button when finished.
- Port Types:
 - Input
 - Output
 - Inout : bidirectional port



Vivado Tutorial

Defining input/output


- Click on the project name.
- You can use the “Define module” window to automatically write some of the code for you.
- Note that if you would rather write your own code from scratch you can simply click the “Cancel” button and Vivado will create a completely blank source file inside your project.
- If you click the “OK” button without defining any “I/O Port Definitions” Vivado will still write the basic code structure but the port definition will be empty and commented out for you to uncomment and fill later.



Xilinx ISE Simulation Tutorial

Syntax of a Verilog module Declaration

- A basic syntax for a Verilog module declaration is shown. In the figure.
- Basic unit of design and programming in Verilog is a **module**.
- It starts with keyword **module**.
- ends with keyword **endmodule**.



Verilog Data Types

- Net Data:

- Represent the physical interconnection between structures. It represent the activity flow between the functional blocks.

- Variable Data:

- Represent elements to store the data. They are store temporarily and just internally within the module.

```
input identifier, identifier, ..., identifier;
output identifier, identifier, ..., identifier;
inout identifier, identifier, ..., identifier;

input [msb:lsb] identifier, identifier, ..., identifier;
output [msb:lsb] identifier, identifier, ..., identifier;
inout [msb:lsb] identifier, identifier, ..., identifier;

wire identifier, identifier, ..., identifier;
wire [msb:lsb] identifier, identifier, ..., identifier;

tri identifier, identifier, ..., identifier;
tri [msb:lsb] identifier, identifier, ..., identifier;

reg [7:0] byte1, byte2, byte3;
reg [15:0] word1, word2;
reg [1:16] Zbus;
```

Net Data Type:

- wire: represent a node or connection
- tri: represent a tri-state node
- supply 0: logic 0
- supply 1: logic 1

Variable Data Type:

- reg: unsigned variable
- reg signed: signed variable
- integer: signed 32-bit variable
- time, real, realtime

Bus Declaration:

- <data type> [MSB: LSB] <signal name>
Or
• <data type> [LSB:MSB] <signal name>

Example:

```
reg [7:0] out; //a 8-bit register
wire [7:0] out;
```



Verilog Data Types

- An input/output signal declared as described above is one bit wide. Multiple bit or “vector” signals can be declared by including a range specification, [msb:lsb], in the declaration.
- Here msb and lsb are integers that indicate the starting and ending indexes of the individual bits within a vector of signals.

Bus Declaration:

- <data type> [MSB: LSB] <signal name>
Or
• <data type> [LSB:MSB] <signal name>

Example:

```
reg [7:0] out; //a 8-bit register  
wire [7:0] out;
```


```
wire identifier, identifier, ..., identifier;  
wire [msb:lsb] identifier, identifier, ..., identifier;
```

```
tri identifier, identifier, ..., identifier;  
tri [msb:lsb] identifier, identifier, ..., identifier;
```

```
reg [7:0] byte1, byte2, byte3;  
reg [15:0] word1, word2;  
reg [1:16] Zbus;
```

Vivado Tutorial

- Defining input/output
- Define your input/outputs as wire.
- Based on our logic diagram we need 3 more connection.
- We name them t1,t2,t3.



project1 - [C:/Shiva/DLD/project1/project1.xpr] - Vivado 2019.2

File Edit F1ow Tools Reports Window Layout View Help Quick Access

Flow Navigator PROJECT MANAGER - project1

Sources

Design Sources (1)
Project1 (Project1.v)

Constraints

Simulation Sources (1)
sim_1 (1)

Utility Sources

Hierarchy Libraries Compile Order

Source File Properties

Project1.v

Enabled

Location: C:/Shiva/DLD/project1/project1.srsc/sources_1/new

Type: Verilog

Library: xil_defaultlib

General Properties

Tcl Console Messages Log Reports Design Runs

Project Summary Project1.v * x

C:/Shiva/DLD/project1/project1.srsc/sources_1/new/Project1.v

```
13 // Dependencies:  
14 // Revision:  
15 // Revision 0.01 - File Created  
16 // Additional Comments:  
17 //  
18 ///////////////////////////////////////////////////////////////////  
19 ///////////////////////////////////////////////////////////////////  
20 ///////////////////////////////////////////////////////////////////  
21 ///////////////////////////////////////////////////////////////////  
22 module Project1(  
23     input wire a,  
24     input wire b,  
25     input wire c,  
26     output wire F  
27 );  
28  
29     wire t1,t2,t3;  
30  
31 endmodule  
32
```

Name Constraints Status WNS TNS WHS THS TPWS Total Power Failed Routes LUT FF BRAM URAM DSP Start Elapsed Run Strat

synth_1 constrs_1 Not started

impl_1 constrs_1 Not started

Vivado Tutorial

Statements

- Write the code using Verilog predefined gates.

The screenshot shows the Vivado 2019.2 interface with the following components:

- Flow Navigator:** On the left, it displays a logic diagram with three inputs (a, b, c) and three outputs (t1, t2, t3). A red box highlights the logic block involving t1, and1, and2, and or1.
- PROJECT MANAGER - project1:** Shows the project structure with Design Sources (Project1.v), Constraints, Simulation Sources (sim_1), and Utility Sources.
- Sources:** Details the contents of Project1.v, which includes module Project1 with inputs a, b, c and output F, and a series of logic statements involving t1, t2, t3, and1, and2, and or1.
- Source File Properties:** For Project1.v, it shows the file is enabled, located at C:/Shiva/DLD/project1/project1.srsc/sources_1/new, and is a Verilog file in the xil_defaultlib library.
- Project Summary:** Displays the Verilog code for Project1.v.
- Tcl Console:** Shows the command history for synthesis and implementation.
- Design Runs:** A table showing the status of synthesis (synth_1) and implementation (impl_1) runs.

Verilog Code (Project1.v):

```
// Additional Comments:  
//  
//  
module Project1(  
    input wire a,  
    input wire b,  
    input wire c,  
    output wire F  
);  
  
wire t1,t2,t3;  
not n1(t1,c);  
and and1(t2,a,t1);  
and and2(t3,b,t1);  
or or1(F,t2,t3);  
  
endmodule
```

Verilog Built-In Gates

and	xor	bufif0
nand	xnor	bufif1
or	buf	notif0
nor	not	notif1

Example:

```
out = and(a,b);
```

```
and and1(o1,b1,a1);
and and2(o2,b2,a2);
```

Verilog "Case Equality" Operators

- Used to compare values
- Returns a one bit scalar value of Boolean true or false ('0' or '1')

<i>Operator</i>	<i>Operation</i>
==	case equality
!=	case inequality

Vivado Tutorial

• Statements

- Save your code.

```
// Additional Comments:  
//  
//  
23 module Project1(  
24     input wire a,  
25     input wire b,  
26     input wire c,  
27     output wire F  
28 );  
29  
30     wire t1,t2,t3;  
31     not n1(t1,c);  
32     and and1(t2,a,t1);  
33     and and2(t3,b,t1);  
34     or or1(F,t2,t3);  
35  
36 endmodule  
37
```

project1 - [C:/Shiva/DLD/project1/project1.xpr] - Vivado 2019.2

File Edit Flow Tools Reports Window Layout View Help

Flow Navigator PROJECT MANAGER project1

Sources Sources

Design Sources (1)
Project1 (Project1.v)

Constraints

Simulation Sources (1)
sim_1 (1)

Utility Sources

Hierarchy Libraries Compile Order

Source File Properties Source File Properties

Project1.v

Enabled

Location: C:/Shiva/DLD/project1/project1.srsc/sources_1/new

Type: Verilog

Library: xil_defaultlib

General Properties

Tcl Console Messages Log Reports Design Runs

Name Constraints Status WNS TNS WHS THS TPWS Total Power Failed Routes LUT FF BRAM URAM DSP Start Elapsed R


synth_1 constrs_1 Not started V

impl_1 constrs_1 Not started V

Vivado Tutorial

RTL Analysis

- On the RTL analysis, click on the open elaborated design to the optimized design.




Vivado Tutorial

Simulation

We finished our Verilog module, now we need to simulate it !

To create a simulation file right click on the simulator sources.

Add source> Create simulation source.




Xilinx ISE Simulation Tutorial

Vivado Tutorial


- Simulation

Add source > Create simulation source.



Vivado Tutorial

- simulation




Vivado Tutorial

simulation

Create file >


Write the name for the file.

Click OK



Vivado Tutorial


- simulation



Vivado Tutorial


simulation

write the module name and OK !




Vivado Tutorial

- simulation



Vivado Tutorial


- Open the simulation file created, under simulation sources.
- Since the test bench won't be synthesized, it won't have any input/outputs they already are in the syntaxe module.



Vivado Tutorial

Simulation module

- Copy all the input and output
- Every **input** will be turned into **register (reg)**.
- A register retains its value until a new value is assigned to it so it can store a value in it.
- All **outputs** will be turned into test **wires**, which are simple wires that can have values assigned to them but they don't store the values.



The screenshot shows the Vivado ISE simulation interface. The top bar displays "Project1.v" and "Project1TB.v *". The file path "C:/Shiva/DLD/project1/project1.srccs/sim_1/new/Project1TB.v" is shown below the tabs. The code editor window contains the following Verilog code:

```
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 /////////////////
21
22
23 module Project1TB();
24
25 reg a;
26 reg b;
27 reg c;
28 wire F;
29
30
31 endmodule
32
```

Vivado Tutorial

Simulation module

- We define which module we want to simulate.
- Give it a name and write the output and inputs.

The screenshot shows the Vivado simulation environment. The top bar indicates "SIMULATION - Behavioral Simulation - Functional - sim_1 - Project1". The left pane is the "Sources" browser, showing the project structure:

- Design Sources (1): Project1 (Project1.v)
- Constraints
- Simulation Sources (3):
 - sim_1 (3): Non-module Files (1) containing Project1 (Project1.v) and Project1TB (Project1TB.v); Utility Sources


The right pane is the code editor for "Project1TB.v". The code is as follows:

```
10 // Target Devices:  
11 // Tool Versions:  
12 // Description:  
13 //  
14 // Dependencies:  
15 //  
16 // Revision:  
17 // Revision 0.01 - File Created  
18 // Additional Comments:  
19 //  
20 ///////////////////////////////////////////////////////////////////  
21  
22  
23 module Project1TB();  
24  
25 reg a;  
26 reg b;  
27 reg c;  
28 wire F;  
29  
30 Project1 myProject1(a,b,c,F);  
31  
32 endmodule  
33
```

The line "Project1 myProject1(a,b,c,F);" is highlighted with a red box.

modules instantiating other modules

- Verilog modules can use a mix of behavioral and structural models, and may do so hierarchically as shown in the figure.
- A higher level module may use lower level module multiple times, and multiple top level modules may use the same lower level one.
- The value can be passed between the modules **only by using declared input and output signals**.



modules instantiating other modules

- Here we instantiate test1 twice in test2.
- We call the module of lower-level component that we instantiate
- Indicate it with a unique instance_name
- List the ports

<module_name> <instance_name> (port_list);

```
module test1 (a,b,c);
    input a,b;
    output c;
....
```

```
module test2(d,e,f);
    input d,e;
    output f;
....
```

```
wire g
test1 T1(e,f,g);
Test1 T2(g,e,d);
endmodule
```

Vivado Tutorial

Simulation module

- Start initial

The screenshot shows the Vivado IDE interface with two main windows. On the left is the 'Sources' browser window titled 'SIMULATION - Behavioral Simulation - Functional - sim_1 - Project1'. It lists 'Design Sources (1)' containing 'Project1 (Project1.v)', 'Constraints', 'Simulation Sources (3)' containing 'sim_1 (3)' which includes 'Non-module Files (1)' with 'Project1 (Project1.v)' and 'Project1TB (Project1TB.v)', and 'Utility Sources'. On the right is the code editor window titled 'Project1TB.v *' showing Verilog code. The code defines a module Project1TB with three reg variables (a, b, c) and one wire variable (F). It contains an initial block with begin and end statements, and ends with an endmodule statement. The 'initial' block is highlighted with a red box.

```
// Revision:  
// Revision 0.01 - File Created  
// Additional Comments:  
//  
//  
module Project1TB();  
reg a;  
reg b;  
reg c;  
wire F;  
Project1 myProject1(a,b,c,F);  
initial  
begin  
end  
endmodule
```

Xilinx ISE Simulation Tutorial

Vivado Tutorial

Simulation module

- Assign initial value to inputs.

The screenshot shows the Vivado IDE interface for behavioral simulation. The top bar indicates "SIMULATION - Behavioral Simulation - Functional - sim_1 - Project1". The left pane displays the "Sources" browser with the following structure:

- Design Sources (1)
 - Project1 (Project1.v)
- Constraints
- Simulation Sources (3)
 - sim_1 (3)
 - Non-module Files (1)
 - Project1 (Project1.v)
 - Project1TB (Project1TB.v)
 - Utility Sources

The right pane shows the code editor for "Project1TB.v" with the following Verilog code:

```
module Project1TB();
reg a;
reg b;
reg c;
wire F;

Project1 myProject1(a,b,c,F);

initial
begin
//initialize Inputs
a = 0;
b = 0;
c = 0;
// wait before inputs start changing
#10;
end
endmodule
```

Lines 35, 36, and 37 are highlighted with a red box, and line 40 is also highlighted with a red box. A yellow horizontal bar highlights the code from line 39 to line 40.

Vivado Tutorial

Simulation module

The screenshot shows the Vivado simulation environment. On the left, the 'Sources' tab of the 'SIMULATION' window is active, displaying a tree view of design sources. It includes 'Design Sources' (1 item: 'Project1 (Project1.v)'), 'Constraints' (1 item: 'Project1'), 'Simulation Sources' (3 items: 'sim_1 (3)' which contains 'Non-module Files (1)' with 'Project1 (Project1.v)' and 'Project1TB (Project1TB.v)'). Below these are 'Utility Sources'. On the right, the 'Project1TB.v' file is open in the editor. The code is as follows:

```
begin
    //initialize Inputs
    a = 0;
    b = 0;
    c = 0;

    // wait before inputs start changing
    #10;

    //add stimulus here
    //inputs change going from 001 to 111 (000 was initialized)
    // there is a delay before every change
    #5 {a,b,c} = 3'b001;
    #5 {a,b,c} = 3'b010;
    #5 {a,b,c} = 3'b011;
    #5 {a,b,c} = 3'b100;
    #5 {a,b,c} = 3'b101;
    #5 {a,b,c} = 3'b110;
    #5 {a,b,c} = 3'b111;

end

endmodule
```

A red box highlights the stimulus generation code from line 42 to line 66. A yellow box highlights the final 'endmodule' keyword at the bottom.

Logic System

- Verilog uses a simple, four-valued logic system.
- 1-bit can take on one of only four possible values as shown:

0	Logical 0, or false
1	Logical 1, or true
x	An unknown logical value
z	High impedance (as in three-state logic)

- Verilog uses <size>'<base format><number> to assign values
- $3'b010 = 3\text{-bit binary number}$

<i>Literal</i>	<i>Meaning</i>
<code>1'b0</code>	A single 0 bit
<code>1'b1</code>	A single 1 bit
<code>1'bx</code>	A single unknown bit
<code>8'b00000000</code>	An 8-bit vector of all 0 bits
<code>8'h07</code>	An 8-bit vector of five 0 and three 1 bits
<code>8'b111</code>	The same 8-bit vector (0-padded on left)
<code>16'hF00D</code>	A 16-bit vector that makes me hungry
<code>16'd61453</code>	The same 16-bit vector, with less hunger
<code>2'b1011</code>	Tricky or an error, leftmost "10" ignored
<code>4'b1?zz</code>	A 4-bit vector with three high-Z bits
<code>8'b01x11xx0</code>	An 8-bit vector with some unknown bits



Vivado Tutorial

Simulation module

The screenshot shows the Vivado Simulation interface. On the left, the Sources browser displays the project structure:

- Design Sources (1): Project1 (Project1.v)
- Constraints
- Simulation Sources (3): sim_1 (3)
 - Non-module Files (1): Project1 (Project1.v)
 - Project1TB (Project1TB.v)
- Utility Sources

On the right, the code editor shows the `Project1TB.v` file content:

```
c = 0;
// wait before inputs start changing
#10;
//add stimulus here
//inputs change going from 001 to 111 (000 was initialized before
// there is a delay before every change
#5 {a,b,c} = 3'b001;
#5 {a,b,c} = 3'b010;
#5 {a,b,c} = 3'b011;
#5 {a,b,c} = 3'b100;
#5 {a,b,c} = 3'b101;
#5 {a,b,c} = 3'b110;
#5 {a,b,c} = 3'b111;
//wait and then finish the stimulation
#5;
$finish;
end
endmodule
```


A red box highlights the `$finish;` line, which is highlighted in yellow.

Xilinx ISE Simulation Tutorial

Vivado Tutorial

Simulation module


- Run the simulation



Vivado Tutorial

Waveforms


- The waveform dialog box will open.



Vivado Tutorial

waveforms

- By moving left and right on the wave form, you can see the different values you defined for the variables.
- You can undock the waveform window.



Xilinx ISE Simulation Tutorial

Vivado Tutorial

working on the project

- Try to see the whole signals by zooming out.


a	b	c	F
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0



Vivado Tutorial

Look up Verilog Template Codes


- You can write code for your statement or you can also look up some template codes form “Language Templates” under Setting .
- Here we will look up the code just to show you how it works.



Vivado Tutorial

Look up Verilog Template Codes


- You can look up some template codes from “Language Templates” under Setting .



Vivado Tutorial

Look up Verilog Template Codes


- Look up the “Coding Examples” from the list.



Vivado Tutorial

Look up Verilog Template Codes


- You can look up the type of coding example that you are looking for from the list.



Vivado Tutorial

Look up Verilog Template Codes


- Here we are looking for 2-input AND gate.



Vivado Tutorial

Look up Verilog Template Codes

- Copy the template code.



Vivado Tutorial

Look up Verilog Template Codes

- Paste the template code in your module code body as shown.

The screenshot shows the Vivado 2019.2 interface with the following details:

- Project Manager - ANDgate**: Shows the Sources panel with "ANDgate (ANDgate.v)" selected. The Source File Properties for "ANDgate.v" are displayed, showing it is an Enabled Verilog file located at C:/Shiva/DLD/ANDgate/ANDgate.srsc/sources_1/new, using the xil_defaultlib library.
- Source Editor - ANDgate.v**: Displays the Verilog code for the AND gate module. The code is:

```
// Revision: 0.01 - File Created
// Additional Comments:
module ANDgate(
    input in1,
    input in2,
    output out1
);
<1-bit wire> = <signal1> & <signal2>;
endmodule
```

A red box highlights the assignment line "`<1-bit wire> = <signal1> & <signal2>;`".
- Design Runs**: Shows the Xilinx ISE Simulation Tutorial table with columns for Name, Constraints, Status, WNS, TNS, WHS, THS, TPWS, Total Power, Failed Routes, LUT, FF, BRAM, URAM, DSP, Start, and End.

Vivado Tutorial

Look up Verilog Template Codes

- Use *assign* keyword and put proper signal names.

The screenshot shows the Vivado 2019.2 interface with the following details:

- Project Manager - ANDgate**: Shows the Sources panel with `ANDgate (ANDgate.v)` selected.
- Source File Properties - ANDgate.v**: Shows the General tab with the code editor open.
- Code Editor (ANDgate.v)**: Displays the Verilog code for an AND gate:

```
// Dependencies:  
//  
// Revision:  
// Revision 0.01 - File Created  
// Additional Comments:  
//  
module ANDgate(  
    input in1,  
    input in2,  
    output out1  
);  
assign out1 = in1 & in2;  
endmodule
```

The line `assign out1 = in1 & in2;` is highlighted with a yellow background and has a red rectangular box drawn around it.
- Design Runs**: Shows the Xilinx ISE Simulation Tutorial.

what is Verilog HDL

- **Verilog HDL** is IEEE industry standardized Hardware Design Language (**HDL**), used to describe a digital system.
- Using Verilog, you can design, simulate, and synthesize just about any digital circuit, from a handful of combinational logic gates to a complete microprocessor-based system on a chip.
- When you use HDL there are two ways you can model your system:
 - **Behavioral Modeling:** A component is described by its input/output response.
describes the functionality of the circuit and not the structure of it. A component is described by its input/output response.
for example, by assigning new values to signals based on tests of logical conditions using *if* and *case* coding.
 - **Structural Modeling:** A component is described by interconnecting lower-level components.
Both functionality and structure of circuit is defined by calling out specific hardware.
- Register Transfer Level (**RTL**) is a type of behavioral modeling, for the purpose of synthesis.
- Synthesis: Translating HDL (hardware design language) to a circuit and then optimizing the represented circuit
- RTL Synthesis: translating a RTL model of hardware into an optimized technology specific gate level implementation.

Verilog modules and models

- Basic unit of design and programming in Verilog is a **module**.
- Module is a text file containing declarations and statements.
- It's case sensitive.
- All keywords are lowercases.
- Whitespace is used for readability.
- A Verilog module has declarations that describe:
 1. the names and types of the module's inputs and outputs,
 2. local signals, variables, constants,
 3. Functions that are used strictly internally to the module and are not visible outside.
- The rest of the module contains statements that specify or model the operation of the module's outputs and internal signals.

```
module module_name (port list);
    port declarations;
    ...
    variable declaration;
    ...
    description of behavior
endmodule
```

module
function
statements

```
Module name
module ButGate
(A, B, C, D, Y, Z);
input A, B, C, D;
output reg Y, Z;

always @ (A, B, C, D)
begin
    if ((A==B)&&(C!=D))
        Y = 1;
    else Y = 0;
    if ((C==D)&&(A!=B))
        Z = 1;
    else Z = 0;
end
endmodule
```

Syntax of a Verilog Module Declaration

- A basic syntax for a Verilog module declaration is shown. In the figure.
- ends with keyword **endmodule**.
- An input/output signal declared as described above is one bit wide. Multiple bit or “vector” signals can be declared by including a range specification, [msb:lsb], in the declaration.
- Here msb and lsb are integers that indicate the starting and ending indexes of the individual bits within a vector of signals.

```
module module-name (port-name, port-name, ..., port-name);
  input declarations
  output declarations
  inout declarations
  net declarations
  variable declarations
  parameter declarations
  function declarations
  task declarations

  concurrent statements
endmodule
```

```
module ButGate
  (A, B, C, D, Y, Z);
  input A, B, C, D;
  output reg Y, Z;

  always @ (A, B, C, D)
    begin
      if ((A==B)&&(C!=D))
        Y = 1;
      else Y = 0;
      if ((C==D)&&(A!=B))
        Z = 1;
      else Z = 0;
    end
endmodule
```

Verilog modules and models

- Module Declaration:
 - Each module starts with keyword module
 - It ends with keyword endmodule
 - Provides module name
 - Declares port list
- Port Types:
 - Input
 - Output
 - Inout : bidirectional port
- Port declaration:
 - <port type><portname>;

Example:

```
input in1, in2;  
or  
input in1;  
input in2;  
  
output out1, out2;
```

```
module ButGate  
(A, B, C, D, Y, Z);  
input A, B, C, D;  
output reg Y, Z;  
  
always @ (A, B, C, D)  
begin  
    if ((A==B)&&(C!=D))  
        Y = 1;  
    else Y = 0;  
    if ((C==D)&&(A!=B))  
        Z = 1;  
    else Z = 0;  
end  
endmodule
```

```
input identifier, identifier, ..., identifier;  
output identifier, identifier, ..., identifier;  
inout identifier, identifier, ..., identifier;  
  
input [msb:lsb] identifier, identifier, ..., identifier;  
output [msb:lsb] identifier, identifier, ..., identifier;  
inout [msb:lsb] identifier, identifier, ..., identifier;
```

Verilog Data Types

- Net Data:
 - Represent the physical interconnection between structures. It represent the activity flow between the functional blocks.
- Variable Data:
 - Represent elements to store the data. They are store temporarily and just internally within the module.

```
input identifier, identifier, ..., identifier;
output identifier, identifier, ..., identifier;
inout identifier, identifier, ..., identifier;

input [msb:lsb] identifier, identifier, ..., identifier;
output [msb:lsb] identifier, identifier, ..., identifier;
inout [msb:lsb] identifier, identifier, ..., identifier;



---


wire identifier, identifier, ..., identifier;
wire [msb:lsb] identifier, identifier, ..., identifier;

tri identifier, identifier, ..., identifier;
tri [msb:lsb] identifier, identifier, ..., identifier;



---


reg [7:0] byte1, byte2, byte3;
reg [15:0] word1, word2;
reg [1:16] Zbus;
```

Net Data Type:

- wire: represent a node or connection
- tri: represent a tri-state node
- supply 0: logic 0
- supply 1: logic 1

Variable Data Type:

- reg: unsigned variable
- reg signed: signed variable
- integer: signed 32-bit variable
- time, real, realtime

Bus Declaration:

- <data type> [MSB: LSB] <signal name>
Or
- <data type> [LSB:MSB] <signal name>

Example:

```
reg [7:0] out; //a 8-bit register
wire [7:0] out;
```

Parameter Declaration

- Parameter:

- It's a value assigned to a name
- Can be overwritten

```
parameter identifier = value;  
parameter identifier = value,  
    identifier = value,  
    ...  
    identifier = value;
```

```
parameter size = 8;  
parameter length = 3;
```

- Assignment statement:

- Specify output signals in terms of input signals
- Can be overwritten

```
assign Y = A &B ;
```




```
assign net-name = expression;  
assign net-name[bit-index] = expression;  
assign net-name[msb:lsb] = expression;  
assign net-concatenation = expression;
```



modules instantiating other modules

- Verilog modules can use a mix of behavioral and structural models, and may do so hierarchically as shown in the figure.
- A higher level module may use lower level module multiple times, and multiple top level modules may use the same lower level one.
- The value can be passed between the modules **only by using declared input and output signals**.



modules instantiating other modules

- Here we instantiate test1 twice in test2.
- We call the module of lower-level component that we instantiate
- Indicate it with a unique instance_name
- List the ports

<module_name> <instance_name> (port_list);

```
module test1 (a,b,c);
    input a,b;
    output c;
....
```

```
module test2(d,e,f);
    input d,e;
    output f;
....
```

```
wire g
test1 T1(e,f,g);
Test1 T2(g,e,d);
endmodule
```

Logic System

- Verilog uses a simple, four-valued logic system.
- 1-bit can take on one of only four possible values as shown:

0	Logical 0, or false
1	Logical 1, or true
x	An unknown logical value
z	High impedance (as in three-state logic)

- Verilog uses <size>'<base format><number> to assign values
- $3'b010 = 3\text{-bit binary number}$

<i>Literal</i>	<i>Meaning</i>
<code>1'b0</code>	A single 0 bit
<code>1'b1</code>	A single 1 bit
<code>1'bx</code>	A single unknown bit
<code>8'b00000000</code>	An 8-bit vector of all 0 bits
<code>8'h07</code>	An 8-bit vector of five 0 and three 1 bits
<code>8'b111</code>	The same 8-bit vector (0-padded on left)
<code>16'hF00D</code>	A 16-bit vector that makes me hungry
<code>16'd61453</code>	The same 16-bit vector, with less hunger
<code>2'b1011</code>	Tricky or an error, leftmost "10" ignored
<code>4'b1?zz</code>	A 4-bit vector with three high-Z bits
<code>8'b01x11xx0</code>	An 8-bit vector with some unknown bits



Bitwise Boolean Operators

- Operates on each bit or bit pairs

<i>Operator</i>	<i>Operation</i>
&	AND
	OR
^	Exclusive OR (XOR)
~, ~~	Exclusive NOR (XNOR)
~	NOT

Verilog Logical Operators

- True and false values can be created and combined in expressions by the logical operators shown in the table.
- A logical operation yields a value depending on whether the result is true or false ('0' or '1').

<i>Operator</i>	<i>Operation</i>
&&	logical AND
	logical OR
!	logical NOT
==	logical equality
!=	logical inequality
>	greater than
>=	greater than or equal
<	less than
<=	less than or equal

Arithmetic and Shift Operators in Verilog

- Verilog also has explicit Shift operations for vectors as shown in the table.
- These are sometimes called logical shift operators.
- Results unknown if any operand is Z or X
- Treats vectors as a whole value

<i>Operator</i>	<i>Operation</i>
+	Addition
-	Subtraction
*	Multiplication
/	Division
%	Modulus (remainder)
**	Exponentiation
<<	(Logical) shift left
>>	(Logical) shift right
<<<	Arithmetic shift left
>>>	Arithmetic shift right

Verilog Built-In Gates

and	xor	bufif0
nand	xnor	bufif1
or	buf	notif0
nor	not	notif1

Example:

```
out = and(a,b);
and and1(o1,b1,a1);
and and2(o2,b2,a2);
```

Verilog "Case Equality" Operators


- Used to compare values
- Returns a one bit scalar value of Boolean true or false ('0' or '1')

<i>Operator</i>	<i>Operation</i>
==	case equality
!=	case inequality

Syntax of Verilog If Statements

```
if ( condition ) procedural-statement  
if ( condition ) procedural-statement  
else procedural-statement
```

```
if (s==0) begin  
Out = b;  
end  
else begin  
Out = a;  
end
```



Syntax of Begin-End Blocks

```
begin  
procedural-statement  
...  
procedural-statement  
end  
  
begin : block-name  
variable declarations  
parameter declarations  
procedural-statement  
...  
procedural-statement  
end
```

Syntax of initial blocks

- initial statement executes only once
- Used to initialize behavioral statements for simulation
- If clock contains more than one statement it should contain keywords begin and end

```
initial  
procedural-statement  
  
initial begin  
procedural-statement  
...  
procedural-statement  
end
```

```
initial begin  
sum = 0;  
carry = 0;  
end
```

Syntax of always block

- always statement executes in a loop
- Used to describe the functionality of behavioral statements
- If clock contains more than one statement it should contain keywords begin and end

```
always @ (A or B) begin  
sum = A^B;  
carry = A &b;  
end
```

Blocking vs. Nonblocking Assignments

- Nonblocking operator (`<=`) is used for sequential logic
- Blocking operator is used for combinational logic

a=1 and b=2

```
initial
begin
    a = #5 b;
    c = #10 a;
end
```

```
initial
begin
    a <= #5 b;
    c <= #10 a;
end
```

```
variable-name = expression ; // blocking assignment
variable-name <= expression ; // nonblocking assignment
```

<delay>
Delay through component