# Advance Information

# 256KB and 512KB BurstRAM™ Secondary Cache Module for Pentium™

The MCM72CF32SG and MCM72CF64SG are designed to provide a burst-able, high performance, 256K/512K L2 cache for the Pentium microprocessor. The modules are configured as 32K x 72 and 64K x 72 bits in a 160 pin card edge memory module. The module uses four of Motorola's MCM67C518 or MCM67C618 BiCMOS BurstRAMs.

Bursts can be initiated with either address status processor  $(\overline{ADSP})$  or address status controller  $(\overline{ADSC})$ . Subsequent burst addresses are generated internal to the BurstRAM by the burst advance  $(\overline{ADV})$  input pin.

Write cycles are internally self timed and are initiated by the rising edge of the clock (K) input. Eight write enables are provided for byte write control.

The cache family is designed to interface with popular Pentium cache controllers with on board tag.

PD0 - PD2 are reserved for density identification.


- · Pentium-style Burst Counter on Board
- Pipelined Data Out
- 160 Pin Card Edge Module
- Single 5 V ± 5% Power Supply
- · All Inputs and Outputs are TTL Compatible
- · Three State Outputs
- Byte Parity
- Byte Write Capability
- Fast Module Clock Rates: 66 MHz
- Decoupling Capacitors for each Fast Static RAM
- High Quality Multi-Layer FR4 PWB With Separate Power and Ground Planes
- I/Os are 3.3 V Compatible
- Burndy Connector, Part Number: CELP2X80SC3Z48
- Series 20Ω Resistors for Noise Immunity

BurstRAM is a trademark of Motorola. Pentium is a trademark of Intel Corp.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

#### 5/95

# MCM72CF32 MCM72CF64





# PIN ASSIGNMENT 68-LEAD CARD EDGE MODULE TOP VIEW


PD2	PD1	PD0	Cache Size	Module
VSS	VSS	NC	256KB	72CF32SG
VSS	VSS	VSS	512KB	72CF64SG

PIN NAMES
$\begin{array}{cccccccccccccccccccccccccccccccccccc$
V <sub>SS</sub> Ground

<sup>\*\*</sup> No Connect for MCM72CF32


$V_{SS}$	81	1	V <sub>SS</sub>
PGS DQ61 VCC5 DQ61 VCC5 DQ61 VCC5 DQ57 VSS DQP7 DQ55 DQ53 DQ51 VSS DQ49 DQ47 DQ45 DQ43 PQ45 DQ43 PQ45 DQ43 PQ25 VSS DQ41 PQP5 DQ39 PQ37 PQ35 VSS DQ33 PQ31 PQ29 PQ27 PQ25 VSS DQ11 VCC5 DQ19 VSS DQ11 VCC5 DQ115 DQ113 VSS DQ11	82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 121 122	1 2 3 4 4 5 6 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42	DQ62 VCC3* DQ60 VCC3* DQ58 DQ58 DQ56 DQ54 DQ52 DQ50 VSS DQ48 DQ44 DQ42 VSS DQ40 DQP4 DQ38 DQ30 DQ28 DQ30 DQ28 DQ20 VCC3* DQ18 VSS DQ16 VCC3* DQ11 VSS DQ16 VCC3* DQ14 DQ12 VSS DQ16 VCC3* DQ14 DQ12 VSS DQ16 VCC3*
VCC5 DQ9 DQP1 VCC5 DQ7 DQ5 DQ3 DQ1 VSS A3B A4B A5B A6B A7 VSS A9 A11 A13 A15 A17 VSS *A19 PD1 K0 *K2 VSS WE7 WE5 WE3 WE1VSS ADSC1E1 _ADV1VCG5 ADSP1 VSS	123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160	43 44 45 46 47 48 49 50 51 52 53 54 55 56 67 68 69 70 71 72 73 74 75 77 77 78 79 80	VCC3* DQ8 DQP0 VCC3* DQ6 DQ4 DQ2 DQ0 VSS A3A A4A A5A A6A A8 VSS A10 A12 A14 A16 A18** VSS PD0 PD2 K1 K3* VSS WE6 WE4 WE2 WE0 VSS ADSC0 E0 ADV0 VSS VSS VSS VSS VSS VSS VSS VSS VSS V

64K x 72 BurstRAM MEMORY MODULE BLOCK DIAGRAM




DQ 0–63 and DQP 0–7 are series terminated with  $20\Omega$  resistors.

32K x 72 BurstRAM MEMORY MODULE BLOCK DIAGRAM



DQ0–63 and DQP0–7 are series terminated with 20  $\!\Omega$  resistors.

#### MCM67C618 BLOCK DIAGRAM (See Note)



NOTE: All registers are positive—edge triggered. The ADSC or ADSP signals control the duration of the burst and the start of the next burst. When ADSP is sampled low, any ongoing burst is interrupted and a read (independent of W and ADSC) is performed using the new external address. Alternatively, an ADSP—initiated two cycle WRITE can be performed by asserting ADSP and a valid address on the first cycle, then negating both ADSP and ADSC and asserting LW and/or UW with valid data on the second cycle (see Single Write Cycle in WRITE CYCLES timing diagram).

When  $\overline{ADSC}$  is sampled low (and  $\overline{ADSP}$  is sampled high), any ongoing burst is interrupted and a read or write (dependent on  $\overline{W}$ ) is performed using the new external address. Chip enable ( $\overline{E}$ ) is sampled only when a new base address is loaded. After the first cycle of the burst,  $\overline{ADV}$  controls subsequent burst cycles. When  $\overline{ADV}$  is sampled low, the internal address is advanced prior to the operation. When  $\overline{ADV}$  is sampled high, the internal address is not advanced, thus inserting a wait state into the burst sequence accesses. Upon completion of a burst, the address will wrap around to its initial state. See **BURST SEQUENCE TABLE**. Write refers to either or both byte write enables ( $\overline{LW}$ ,  $\overline{UW}$ ).

### **BURST SEQUENCE TABLE (See Note)**

External Address
1st Burst Address
2nd Burst Address
3rd Burst Address

A15 – A2	A1	A0
A15 – A2	A1	A0
A15 – A2	A1	A0
A15 – A2	Ā1	Ā0

NOTE: The burst wraps around to its initial state upon completion.

#### SYNCHRONOUS TRUTH TABLE (See Notes 1, 2, and 3)

E	ADSP	ADSC	ADV	UW or LW	K	Address Used	Operation
Н	L	Х	Х	Х	L–H	N/A	Deselected
Н	Х	L	Х	Х	L–H	N/A	Deselected
L	L	Х	Х	Х	L–H	External Address	Read Cycle, Begin Burst
L	Н	L	Х	L	L–H	External Address	Write Cycle, Begin Burst
L	Н	L	Х	Н	L–H	External Address	Read Cycle, Begin Burst
Х	Н	Н	L	L	L–H	Next Address	Write Cycle, Continue Burst
Х	Н	Н	L	Н	L–H	Next Address	Read Cycle, Continue Burst
Х	Н	Н	Н	L	L–H	Current Address	Write Cycle, Suspend Burst
Х	Н	Н	Н	Н	L–H	Current Address	Read Cycle, Suspend Burst

#### NOTES:

- 1. X means Don't Care.
- 2. All inputs except  $\overline{G}$  must meet setup and hold times for the low–to–high transition of clock (K).
- 3. Wait states are inserted by suspending burst.

#### ASYNCHRONOUS TRUTH TABLE (See Notes 1 and 2)

Operation	G	I/O Status
Read	L	Data Out
Read	Н	High–Z
Write	Х	High–Z — Data In
Deselected	Х	High–Z

#### NOTES:

- 1. X means Don't Care.
- 2. For a write operation following a read operation,  $\overline{G}$  must be high before the input data required setup time and held high through the input data hold time.

#### ABSOLUTE MAXIMUM RATINGS (Voltages Referenced to V<sub>SS</sub> = 0 V)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 7.0	V
Voltage Relative to VSS for Any Pin Except VCC	V <sub>in</sub> , V <sub>out</sub>	- 0.5 to V <sub>CC</sub> + 0.5	>
Output Current (per I/O)	l <sub>out</sub>	± 30	mA
Power Dissipation	PD	6.4	W
Temperature Under Bias	T <sub>bias</sub>	- 10 to + 85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit

This device contains circuitry that will ensure the output devices are in High–Z at power up.

#### DC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> =  $5.0 \text{ V} \pm 5\%$ , T<sub>A</sub> =  $0 \text{ to} + 70^{\circ}\text{C}$ , Unless Otherwise Noted)

# **RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to $V_{SS} = 0 \text{ V}$ )

Parameter	Symbol	Min	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.75	5.25	V
Input High Voltage	VIH	2.2	V <sub>CC</sub> + 0.3**	V
Input Low Voltage	V <sub>IL</sub>	- 0.5*	0.8	V

#### DC CHARACTERISTICS AND SUPPLY CURRENTS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, $V_{in} = 0$ to $V_{CC}$ )	llkg(l)	_	± 1.0	μΑ
Output Leakage Current ( $\overline{G} = V_{IH}$ )	l <sub>lkg(O)</sub>	_	± 1.0	μΑ
AC Supply Current ( $\overline{G}$ = V <sub>IH</sub> , $\overline{E}$ = V <sub>IL</sub> , I <sub>Out</sub> = 0 mA, All Inputs = V <sub>IL</sub> or V <sub>IH</sub> , V <sub>IL</sub> = 0.0 V and V <sub>IH</sub> $\geq$ 3.0 V, Cycle Time $\geq$ t <sub>KHKH</sub> min)	ICCA66	_	1100	mA
AC Standby Current ( $\overline{E}$ = V <sub>IH</sub> , I <sub>Out</sub> = 0 mA, All Inputs = V <sub>IL</sub> and V <sub>IH</sub> , V <sub>IL</sub> = 0.0 V and V <sub>IH</sub> $\geq$ 3.0 V, Cycle Time $\geq$ t <sub>KHKH</sub> min)	ISB1	_	300	mA
Output Low Voltage (I <sub>OL</sub> = + 8.0 mA)	V <sub>OL</sub>	_	0.4	V
Output High Voltage (I <sub>OH</sub> = -4.0 mA)	VOH	2.4	3.3	V

NOTE: Good decoupling of the local power supply should always be used. DC characteristics are guaranteed for all possible Pentium bus cycles.

# $\textbf{CAPACITANCE} \ (\text{f} = 1.0 \ \text{MHz}, \ \text{dV} = 3.0 \ \text{V}, \ \text{T}_{\mbox{A}} = 25^{\circ} \mbox{C}, \ \mbox{Periodically Sampled Rather Than 100\% Tested)}$

Parameter	Symbol	Max	Unit
Input Capacitance (A7 – A18)	C <sub>in</sub>	20	pF
Input Capacitance (A3 – A6, ADSPx, ADSCx, ADVx, Kx, Gx, Ex, Wx)	C <sub>in</sub>	10	pF
Input/Output Capacitance (DQ0 - DQ63, DQP0 - DQP7)	C <sub>I/O</sub>	8	pF

 $<sup>\</sup>label{eq:VIL} $^*$V_{IL}$ (min) = -0.5 \ V dc; V_{IL}$ (min) = -2.0 \ V ac (pulse width \le 20.0 \ ns) for I \le 20.0 \ mA. $^*$V_{IH}$ (max) = V_{CC} + 0.3 \ V dc; V_{IH}$ (max) = V_{CC} + 2.0 \ V ac (pulse width \le 20.0 \ ns) for I \le 20.0 \ mA. $^*$V_{IH}$ (max) = V_{CC} + 2.0 \ V ac (pulse width \le 20.0 \ ns) for I = 20.0 \ mA. $^*$V_{IH}$ (max) = V_{CC} + 2.0 \ V ac (pulse width = 20.0 \ ns) for I = 20.0 \ mA. $^*$V_{IH}$ (max) = V_{CC} + 2.0 \ V ac (pulse width = 20.0 \ ns) for I = 20.0 \ mA. $^*$V_{IH}$ (max) = V_{CC} + 2.0 \ V ac (pulse width = 20.0 \ ns) for I = 20.0 \ mA. $^*$V_{IH}$ (max) = V_{CC} + 2.0 \ V ac (pulse width = 20.0 \ ns) for I = 20.0 \ mA. $^*$V_{IH}$ (max) = V_{CC} + 2.0 \ V ac (pulse width = 20.0 \ ns) for I = 20.0 \ mA. $^*$V_{IH}$ (max) = V_{CC} + 2.0 \ V ac (pulse width = 20.0 \ ns) for I = 20.0 \ mA. $^*$V_{IH}$ (max) = V_{CC} + 2.0 \ V ac (pulse width = 20.0 \ ns) for I = 20.0 \ mA. $^*$V_{IH}$ (max) = V_{CC} + 2.0 \ V ac (pulse width = 20.0 \ ns) for I = 20.0 \ mA. $^*$V_{IH}$ (max) = V_{CC} + 2.0 \ V ac (pulse width = 20.0 \ ns) for I = 20.0 \ mA. $^*$V_{IH}$ (max) = V_{CC} + 2.0 \ V ac (pulse width = 20.0 \ ns) for I = 20.0 \ mA. $^*$V_{IH}$ (max) = V_{CC} + 2.0 \ V ac (pulse width = 20.0 \ ns) for I = 20.0 \ mA. $^*$V_{IH}$ (max) = V_{CC} + 2.0 \ V ac (pulse width = 20.0 \ ns) for I = 20.0 \ mA. $^*$V_{IH}$ (max) = V_{CC} + 2.0 \ V ac (pulse width = 20.0 \ ns) for I = 20.0 \ mA. $^*$V_{IH}$ (max) = V_{CC} + 2.0 \ V ac (pulse width = 20.0 \ ns) for I = 20.0 \ mA. $^*$V_{IH}$ (max) = V_{CC} + 2.0 \ V ac (pulse width = 20.0 \ ns) for I = 20.0 \ mA. $^*$V_{IH}$ (max) = V_{CC} + 2.0 \ V ac (pulse width = 20.0 \ ns) for I = 20.0 \ mA. $^*$V_{IH}$ (max) = V_{CC} + 2.0 \ V ac (pulse width = 20.0 \ ns) for I = 20.0 \ mA. $^*$V_{IH}$ (max) = 20.$ 

#### AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 5\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$ 

Input Timing Measurement Reference Level 1.5 V	Output Timing Reference Level 1.5 V
Input Pulse Levels 0 to 3.0 V	Output Load See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	


#### READ/WRITE CYCLE TIMING (See Notes 1, 2, and 3)


		MCM72CF64SG66			
Parameter	Symbol	Min	Max	Unit	Notes
Cycle Time	<sup>t</sup> KHKH	15	_	ns	
Clock Access Time	<sup>t</sup> KHQV	_	9	ns	5
Output Enable to Output Valid	tGLQV	_	6	ns	
Clock High to Output Active	tKHQX1	2	_	ns	
Clock High to Output Change	tKHQX2	2	_	ns	
Output Enable to Output Active	<sup>t</sup> GLQX	1	_	ns	
Output Disable to Q High–Z	<sup>t</sup> GHQZ	2	6	ns	6
Clock High to Q High-Z	<sup>t</sup> KHQZ	_	6	ns	
Clock High Pulse Width	<sup>t</sup> KHKL	5	_	ns	
Clock Low Pulse Width	<sup>t</sup> KLKH	5	_	ns	
Setup Times:  Address Address Status Data In Write Address Advance Chip Enable	<sup>†</sup> AVKH <sup>†</sup> ADSVKH <sup>†</sup> DVKH <sup>†</sup> WVKH <sup>†</sup> ADVVKH <sup>†</sup> EVKH	2.5	_	ns	7
Hold Times:  Address Address Status Data In Write Address Advance Chip Enable	<sup>†</sup> KHAX <sup>†</sup> KHADSX <sup>†</sup> KHDX <sup>†</sup> KHWX <sup>†</sup> KHADVX <sup>†</sup> KHEX	0.5	_	ns	7


## NOTES:

- 1. In setup and hold time W (write) refers to either one or both byte write enables  $\overline{\text{LW}}$  and  $\overline{\text{UW}}$ .
- 2. A read cycle is defined by  $\overline{\text{LW}}$  and  $\overline{\text{LW}}$  high or  $\overline{\text{ADSP}}$  low for the setup and hold times. A write cycle is defined by  $\overline{\text{LW}}$  or  $\overline{\text{LW}}$  low and  $\overline{\text{ADSP}}$  high for the setup and hold times.
- 3. All read and write cycle timings are referenced from K or  $\overline{G}$ .
- 4.  $\overline{G}$  is a don't care when  $\overline{UW}$  or  $\overline{LW}$  is sampled low.
- 5. Maximum access times are guaranteed for all possible Pentium external bus cycles.
- 6. Transition is measured ± 500 mV from steady–state voltage with load of Figure 1B. This parameter is sampled rather than 100% tested. At any given voltage and temperature, to the test than t
- 7. This is a synchronous device. All addresses must meet the specified setup and hold times for ALL rising edges of K whenever ADSP or ADSC is low, and the chip is selected. All other synchronous inputs must meet the specified setup and hold times for ALL rising edges of K when the chip is enabled. Chip enable must be valid at each rising edge of clock for the device (when ADSP or ADSC is low) to remain enabled.

#### **AC TEST LOADS**








COMBINATION READ/WRITE CYCLES (E low, ADSC high) -t KLKH ▲—tkhkh tKHKL\_\_ tKHAX —▼ <sup>†</sup>KHADSX — <sup>†</sup>ADVSKH—▼ t AVKH

Q(A3 + 2) Q(A3 + 1) <sup>t</sup>KHQX2 BURST READ +t KHQV tGLQX — D(A2) WRITE t KHDX — ¹KHADVX— <sup>t</sup>DVKH→ t WVKH t KHWX -tGHQZ t ADVKH → Q(A1) READ t KHQV A1 <sup>t</sup>кнах1 — ADSP LW, UW ADV ß △ Ø


# **APPLICATION EXAMPLE**



512K Byte Burstable, Secondary Cache Using MCM72CF64SG66 with a 66 MHz Pentium

Figure 2


# ORDERING INFORMATION (Order by Full Part Number)





Full Part Numbers — MCM72CF32SG66 MCM72CF64SG66


#### PACKAGE DIMENSIONS

#### 160-LEAD **CARD EDGE MODULE** CASE 1113A-01









#### SIDE VIEW

#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
  CARD THICKNESS APPLIES ACROSS TABS AND INCLUDES PLATING AND/OR METALLIZATION.
- DIMENSIONS C AND V DEFINE A
  DOUBLE-SIDED MODULE.
  DIMENSION AB DEFINES OPTIONAL
- SINGLE-SIDED MODULE.
- STRAIGHTNESS CALLOUT APPLIES TO TAB AREA ONLY.

	INC	HES	MILLIMETERS			
DIM	MIN	MAX	MIN	MAX		
Α	4.330	4.350	109.98	110.49		
В	1.270	1.310	32.26	33.27		
С		0.454		11.53		
D	0.033	0.037	0.84	0.94		
Е	2.265	2.275	57.53	57.79		
F	0.075 BSC		1.91 BSC			
G	0.050	BSC	1.27 BSC			
Н	_	0.030		0.51		
J	0.055	0.069	1.40	1.75		
K	0.210		5.33			
L	1.955	1.965	49.66	49.91		
М	2.155	2.165	54.74	54.99		
N	0.110 REF		2.79 REF			
Р	0.125		3.18			
R	0.285	0.305	7.24	7.75		
٧	0.157		3.99			
W	0.040	0.060	1.02	1.52		
AB		0.262		6.66		
AC	0.072	0.076	1.83	1.93		

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and una registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

### **Literature Distribution Centers:**

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

JAPAN: Nippon Motorola Ltd.; 4–32–1, Nishi–Gotanda, Shinagawa–ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



