BIRLA INSTITUTE OF TECHNOLOGY AND SCIENCE, PILANI I SEMESTER 2024-25, MEL G621 – VLSI DESIGN LAB ASSIGNMENT – 8

Name: R V Arun ID No: 2024H1230173P


AIM: In this experiment, we are to:


- <u>1</u>. To implement a NAND-2 gate with load capacitance 10fF using dynamic logic.
- 2. To implement a full adder using static CMOS logic and:
 - i. Optimize the transistor sizes for best performance.
 - ii. Identify the critical path.
 - iii. Calculate the propagation delays.
- <u>3</u>. To implement a full subtractor using static CMOS logic and calculate the propagation delay.

Tools used: Cadence Virtuoso


1. NAND-2 using dynamic logic

The circuit schematic with sized with respect to 2:1 inverter is shown below.






The simulation waveforms are shown below. The inputs can affect the output only during the evaluation phase. During the evaluation phase, the output can either remain at V_{DD} (maintained from pre-charge) or fall to 0. So, its rise time is not defined (=0).




The circuit functionality has been verified. From the waveforms, we observe the t_{pHL} = 0.0658ns (C_L = 10f F).


2. Full adder using static CMOS logic

The full adder is realized by generating the carry first, and then use the carry to generate sum. This is done to optimize the time and number of transistors involved in the design of the traditional XOR to realize the sum operation. The circuit sized according to 2:1 inverter is shown below.



The circuit schematic is shown below.





The simulation waveforms to test for functionality are shown below.




The 8 possible cases of the full adder are verified. From the above figure, best- and worst-case propagation delays are given in the table below.


Sum	Worst case	$t_{pLH} = 0.309 ns$	$t_{pHL}=0.328ns$
Circuit	Best case	$t_{pLH} = 0.171 ns$	$t_{pHL} = 0.1693 ns$
Carry	Worst case	$t_{pLH} = 0.176 ns$	$t_{pHL}=0.234ns$
circuit	Best case	$t_{pLH} = 0.089 ns$	$t_{pHL} = 0.197 ns$

3. Full adder using dynamic logic


The dynamic logic circuit is realized using NORA logic, since there is cascading of sum circuit after the carry circuit. The carry is a n-dynamic and the sum is designed using p-dynamic circuit. 100fF capacitance is taken at output. The circuit sized according to 2:1 inverter is shown below.




The circuit schematic is shown below.




Carry circuit is shown below.



The sum circuit is shown below.





The simulation waveforms are shown below for 8 clock cycles verifying the 8 output cases for a full adder. The outputs are reflected during the evaluate phase (positive level of the clock).




From the above figure, best- and worst-case propagation delays are given in the table below. The sum is a p-dynamic circuit with inverter at the output, so its output rise time cannot be defined. Similarly, the carry is a n-dynamic circuit with inverter at the output, so its fall time cannot be defined (=0).


Sum	Worst case	$t_{pHL}=2.755ns$
Circuit	Best case	$t_{pHL}=1.397ns$
Carry	Worst case	$t_{pLH}=1.123$ ns
circuit	Best case	$t_{pLH} = 0.974 \text{ns}$


4. Full subtractor using static CMOS logic

The circuit sized according to 2:1 inverter is shown below.



The schematic is shown below.





The simulation waveforms to test for functionality are shown below.




The 8 possible cases of the full subtractor are verified. From the above figure, best- and worst-case propagation delays are given in the table below.


Difference	Worst case	$t_{pLH}=1.235ns$	t _{pHL} =0.766 ns
Circuit	Best case	$t_{pLH} = 1.027 ns$	$t_{pHL} = 0.592 \text{ ns}$
B_out	Worst case	$t_{pLH} = 0.9002 \text{ ns}$	t_{pHL} =0.657 ns
circuit	Best case	$t_{pLH} = 0.631 \text{ ns}$	t _{pHL} =0.608 ns

5. Full subtractor using dynamic logic


The circuit sized according to 2:1 inverter is shown below. Since no cascading of stages is seen, we don't need to use NORA or domino logic.



The schematic is shown below.



The borrow out circuit is on the left while the difference circuit is on the right. The outputs are reflected during the evaluate phase (positive level of the clock).



The simulation waveforms are shown below for 8 clock cycles verifying the 8 output cases for a full subtractor.



From the above figure, best- and worst-case propagation delays are given in the table below. The circuits are n-dynamic circuits. During the evaluation phase, the output can either remain at V_{DD} (maintained from pre-charge) or fall to 0. So, its rise time is not defined (=0).

Difference	Worst case	$t_{pHL} = 0.5211 \text{ ns}$
Circuit	Best case	$t_{pHL} = 0.5171 \text{ ns}$
B_out	Worst case	$t_{pHL} = 0.5063 \text{ ns}$
circuit	Best case	$t_{pHL} = 0.4052 \text{ ns}$