
(a) Finite 3×3 array
y (mm)
x (mm)
(b) Native unit cell / D1–D4
D1
D2
D3
D4
x (mm)
Front Cu
Rear Cu
(c) Two-face reduced circuit
front conductor
R_f
L_f
$C_{g,f}$
$Y_{D,f}(s)$
M_{fr}
C_{fr}
rear conductor
R_r
L_r
$C_{g,r}$
$Y_{D,r}(s)$
Effective topology, not circuit extraction