

ZEngine::RHI::FRHIBuffer
::CTR_CP_DEL

ZEngine::RHI::FD3D12Buffer
::FD3D12Buffer

ZEngine::RHI::FRHIBuffer
::OP_ASSIGN_CP_DEL

ZEngine::RHI::FRHIBuffer
::FRHIBuffer

```
graph LR; A[ZEngine::RHI::FRHIBuffer::CTR_CP_DEL] --> D[ZEngine::RHI::FRHIBuffer::FRHIBuffer]; B[ZEngine::RHI::FD3D12Buffer::FD3D12Buffer] --> D; C[ZEngine::RHI::FRHIBuffer::OP_ASSIGN_CP_DEL] --> D;
```

The diagram illustrates a mapping or inheritance relationship. On the left, three white rectangular boxes represent source buffers: 'ZEngine::RHI::FRHIBuffer::CTR_CP_DEL', 'ZEngine::RHI::FD3D12Buffer::FD3D12Buffer', and 'ZEngine::RHI::FRHIBuffer::OP_ASSIGN_CP_DEL'. On the right, a gray rectangular box represents the target buffer: 'ZEngine::RHI::FRHIBuffer::FRHIBuffer'. Three blue arrows originate from the right side of each source box and point towards the left side of the target box, indicating that the three source buffers are associated with or mapped to the target buffer.