

Exploration of Negative Capacitance in Gate-All-Around Si Nanosheet Transistors


Presented by:

Raahul L S[CB.EN.U4ECE22143]
Dept. of Electronics and Communication
Engineering,
Amrita School of Engineering
Amrita Vishwa Vidyapeetham
Coimbatore

Introduction



- a. Topic Overview:- The paper explores Negative Capacitance in Gate-All-Around (GAA) Nanosheet Transistors, a key innovation in semiconductor scaling. It addresses the growing need for energy-efficient and high-performance devices in IoT and advanced computing.
- b. Problem Statement:- Traditional transistors like FinFETs face scalability, short-channel effects, and high power issues. This paper proposes integrating negative capacitance in GAA nanosheet transistors to overcome these challenges.
- c. Objective:- To analyze and optimize NC-GAA nanosheet transistors for sub-60 mV/decade switching and benchmark their performance against existing architectures.
- d. Motivation:- The demand for ultra-low power, compact, and scalable devices drives the need for NC-based transistors to meet industry and sustainability goals.



Aspiring to 1 Trillion transistors in 2030

- ✓ RibbonFET
- ✓ PowerVia
- ✓ High NA
- ✓ 2.5D/3D packaging



*Source : intel press kit





Problems in Scaling Down Transistor Size

- Short-Channel Effects: Increased leakage and performance degradation.
- Quantum Effects: Tunneling and reliability issues at Reduced Threshold Voltage: Increases nanoscale.
- **Heat Management**: Higher density causes thermal challenges.
- Fabrication Complexity: Advanced and expensive manufacturing processes.
- Material Limits: Need for alternatives to silicon.
- Variability: Greater process variations impact performance.
- Interconnect Delays: Resistance and capacitance dominate signal propagation.
- Gate Control: Poor control requires innovations like FinFETs and GAA transistors

Impact on Operating Voltage

- Lower Supply Voltage: To reduce power and control leakage.
- leakage and noise susceptibility.
- Power Dissipation: Dynamic power decreases, but leakage power rises.
- Reliability Issues: Lower noise margins lead to higher error risk.
- Performance Trade-offs: Lower voltages reduce speed.
- Signal Integrity: Harder to differentiate logic levels.






Negative capacitance



• Boltzmann Limit



• Applications: Ideal for low-power and high-speed devices in advanced technology hodes (sub-5nm).




Fig. 1. Different NCFET structures: (a) MFMIS and (b) MFIS. Circuit equivalents of (c) MFMIS and (d) MFIS. Each unit in the MFIS equivalent network represents an MFMIS structure. $V_{\rm int}$ denotes internal voltage at the ferroelectric-oxide interface. For MFIS, $V_{\rm int}$ varies along the longitudinal direction when a non-zero drain bias is applied and hence, it has been modeled by the arrangement shown.

Literature review **Citation Issue Handled Paper** Demonstrated the Singh, J., et al., "14-nm FinFET technology for advantages of FinFET FinFETs provide technology for analog and excellent short-

ingil, J., et al., 14-illi Filife i tecimology for
nalog and RF applications," IEEE
Transactions on Electron Devices, vol. 65, no.
l, pp. 31-37, Jan. 2018.
doi:10.1109/TED.2017.2776838
Razavieh, A., Zeitzoff, P., and Nowak, E. J.,

RF applications, channel control and highlighting its improved scalability for short-channel effects and advanced nodes. scaling capabilities. CMOS scaling is Highlighted the challenges of CMOS scaling for

FinFETs, including process

control and cost at

"Challenges and limitations of CMOS scaling for FinFET and beyond architectures ," IEEE Paper 2 Transactions on Nanotechnology, vol. 18, no. 4, pp. 999-1004, Sep. 2019. doi:10.1109/TNANO.2019.2942456 Loubet, N., et al., "Stacked nanosheet gateall-around transistor to enable scaling beyond nanosheet GAA transistors GAA nanosheet FinFET," in Proceedings of the IEEE Paper 3

Paper 1

FinFET advanced nodes. architectures. Proposed stacked as a scalable alternative to transistors provide a FinFETs, offering improved path forward for

High scalability and significant excellent

Strength

performance in

analog and RF

domains with

properties.

Provides a

excellent scaling

comprehensive

overview of the

limitations of

FinFET scaling.

Superior

Requires advancements in

Challenges in

nodes.

further scaling

beyond sub-10 nm

Does not propose

concrete solutions

scaling challenges.

for overcoming

Symposium on VLSI Technology, Jun. 2017, pp. 230-231. doi:10.23919/VLSIT.2017.7998183 Nagy, D., et al., "FinFET versus gate-all-around Compared FinFETs and nanowire FET: Performance, scaling, and Paper 4 variability," IEEE Journal of the Electron

Devices Society, vol. 6, no. 1, pp. 332-340,

Feb. 2018. doi:10.1109/JEDS.2018.2804383

electrostatics and shortchannel control. **GAA** nanowire FETs, highlighting the latter's

variability.

sub-10 nm nodes. GAA nanowire FETs Demonstrates clear Limited drive outperform FinFETs advantages in superior electrostatics and

scaling.

Base Idea

becoming

increasingly

challenging for

electrostatics. in electrostatics and variability and gate control.

fabrication techniques. current compared to nanosheet FETs.

Paper	Citation	Issue Handled	Base Idea	Strength	Limitation TA
Paper 5		Discussed performance and design considerations for GAA stacked nanowires.	GAA stacked nanowires improve performance through enhanced electrostatics.	Comprehensive analysis of design and performance factors.	challenges related to manufacturability.
Paper 6	Jang, D., et al., "Device exploration of nanosheet transistors for Sub-7-nm technology node," IEEE Transactions on Electron Devices, vol. 64, no. 6, pp. 2707-2713, Jun. 2017. doi:10.1109/TED.2017.2695455		are superior in terms of drive current and	Excellent current drivability and scalability.	Increased parasitic capacitance compared to nanowire FETs.
Paper 7	voltage amplification for low power nanoscale devices," Nano Letters, vol.	Introduced the concept of negative capacitance (NC) in FETs, enabling sub-60 mV/decade switching.	NC materials can amplify voltage and improve switching efficiency.	Provides a theoretical basis for NC-FETs.	Requires integration of ferroelectric materials, which poses fabrication challenges.
Paper 8			Compact modeling enables better understanding and optimization of GAA-NCFETs.	simulation and design of advanced NC	Focuses on long-channel devices, with limited applicability to short-channel effects.

Paper	Citation	Issue Handled	Base Idea	Strength	A LINKADIOTTA
Paper 9	nanosheet GAA-FETs and FinFETs,"	nanosheet FETs and compared their performance	significantly improves switching characteristics in	validation for NC-	VISHWA VIDYAPEETHAM Limited exploration of device stability and reliability.
Paper 10		Investigated short-channel effects in MFMIS and MFIS NCFETs, highlighting their subthreshold behavior.	mitigated in NC- FETs through	Provides detailed insights into subthreshold	Does not address experimental challenges in achieving ideal NC effects.
	Zhou, J., et al., "Negative differential resistance in negative capacitance FETs," IEEE Electron Device Letters, vol. 39, no. 4, pp. 622-625, Apr. 2018. doi:10.1109/LED.2018.2810071	differential resistance (NDR) and its implications in	NDR can be utilized for novel device functionalities	<u> </u>	Limited experimental validation of proposed NDR effects.
Paper 12	Agarwal, H., et al., "Proposal for capacitance matching in negative capacitance field-effect transistors," IEEE Electron Device Letters, vol. 40, no. 3, pp. 463-466, Mar. 2019. doi:10.1109/LED.2019.2891540	matching strategies for enhancing NC effects in	Proper capacitance matching enhances the performance of NC devices.	actionable	Does not address scalability challenges in capacitance matching.



Proposed methodology: Device Structure

- The simulated devices are Negative Capacitance Field Effect Transistors (NCFETs) with an MFMIS (metal-ferroelectric-metal-insulator-semiconductor) gate stack configuration.
- Aluminum-doped hafnium oxide (Al:HfO₂) is used as the ferroelectric (FE) material.
- The metal work function (WF) is 4.65 eV.
- Silicon nitride spacers (10 nm thick) are used to mitigate short-channel effects (SCE), although they are not shown in the diagram.
- The channel is p-type doped (10¹⁶ cm⁻³), and the source/drain regions are n-doped (10²⁰ cm⁻³).



Proposed methodology: Stability Considerations

- MFMIS NCFETs can face stability issues in steady state due to gate leakage through the FE layer.
- Stability can be improved by engineering the work functions of the metals used in the external electrode and intermediate layer.
- Gate leakage is deliberately ignored in this study to focus on performance trends, and MFMIS devices without gate leakage behave similarly to MFIS (metal–ferroelectric–insulator–semiconductor) devices.



Proposed methodology: Simulation Setup

- Simulations were performed using the Silvaco Atlas device simulator, which solves Poisson's and current continuity equations to calculate gate charge (QG) and drain current (ID) as functions of gate voltage (VG).
- The ferroelectric capacitor is modeled using the 1-D Landau-Khalatnikov (L-K) equation.
- Bulk material parameters for the FE material:
 - $\alpha = -3 \times 10^{-9} \text{ m/F}$, $\beta = 6 \times 10^{11} \text{ m}^5/\text{C}^2\text{F}$, and $\gamma = 0$.
- Quantum confinement effects are modeled using the **Bohm Quantum Potential (BQP)** model.
- The Lombardi mobility model is used to account for mobility degradation due to phonon and Coulomb scattering.



Performance analysis:


- Devices evaluated: MFMIS NC-NWFET, NC-NSFET, NC-FinFET, and their baseline counterparts.
- Comparable device dimensions and doping profiles were used.
- Simulations utilized parameters listed in Table I.

TABLE I PARAMETERS USED IN DEVICE SIMULATIONS FOR SINGLE CHANNEL NCFETS [Fig. 1(a)]


Symbol	Parameter	Value
L_G	Gate Length	25 nm
D_{NW}	Diameter of NW	6 nm
EOT	Effective Oxide Thickness	0.7 nm
T_{NS}	Thickness of NS	5 nm
W_{NS}	Width of NS	20 nm
H_{FIN}	Height of Fin	20 nm
W_{FIN}	Width of Fin	5 nm



Performance analysis: Transfer Characteristics









Performance analysis

•Hysteresis:

- •Thinner FE layers reduce hysteresis, crucial for scaling NCFETs in advanced technology nodes.
- •NC-NSFET operates hysteresis-free at TFE = 7 nm.

•Device Comparison at TFE = 7 nm:

- •NC-NSFET:
 - •38% lower SS than NC-FinFET.
 - •9% lower SS than NC-NWFET.
 - •35% higher Ion than NC-FinFET.

•SS and Ion Trends:

- Higher TFE improves NC performance (lower SS and higher Ion).
- •Maximum TFE limited to 7 nm for all devices to avoid hysteresis.



Single Stack vs. Double Stack NC-NSFET

- Single Stack NC-NSFET:
- Structure:
 - Contains three stacked nanosheet (NS) channels.
- Effective Gate Width (W_{exex}):
 - $W_{\text{exex}} = 3 \times (2 \times W_{\text{ns}} + 2 \times T_{\text{ns}})$.
- Key Characteristics:
 - At $L_x = 80$ nm, each NS in a single stack is $2.5 \times$ wider than in a double stack.
 - Achieves up to 25% more I_{on} than the double stack.
 - Provides lower Subthreshold Swing (SS): 13% lower at VDD = 0.7 V.
 - Offers a similar I_{on}/I_{oex} ratio compared to the double stack.




Fig. 4. (a) Transfer characteristics $(I_{\rm D}-V_{\rm G})$ of single stack and double stack NC-NSFET having same LF. Inset shows $I_{\rm on}$ enhancement in single stack NC-NSFET. (b) SS and $I_{\rm on}/I_{\rm off}$ ratio at different operating voltage $(V_{\rm DD})$ for single stack and double stack NC-NSFETs.




Fig. 5. (a) Potential profile at $V_{\rm G}=0.2$ V and $T_{\rm FE}=4.5$ nm for single stack NC-NSFET. Inset shows the output characteristics ($I_{\rm D}-V_{\rm D}$) of the same device showing NDR. (b) $g_{\rm ds}$ versus $V_{\rm D}$ at different gate bias.



DIBR and Negative Differential Resistance Characteristics

- Phenomena in NCFETs
- Negative Drain-Induced Barrier Lowering (N-DIBL):
 - Unlike conventional MOSFETs, the potential barrier rises with increasing V_D, leading to **Drain-Induced Barrier Rising (DIBR)** behavior.
 - This behavior reduces I_Dwith increasing V_D, causing Negative Differential Resistance (NDR).
- Negative Differential Resistance (NDR):
 - I_D decreases with increasing V_D .
 - NDR is influenced by differential gain (A_v) and gate-drain coupling factor $(\eta_x GD)$, which affect the internal node voltage (V_{int}) .



Device Tuning

- •Impact of TFET_FE (T_FE):
- •TFET_FE (T_FE) influences C_FE (C_FE), which directly affects DIBR and NDR.
- •A thicker TFET_FE (T_FE):
- -- Lowers subthreshold swing (SS).
- Enhances NDR, potentially causing hysteresis.
- •Output Conductance (g ds):
- •Defined as $g_ds = \Delta I_D / \Delta V_D$.
- •g_ds depends on V_D, V_G, and TFET_FE (T_FE).
- Negative g_ds: Indicates a strong NDR effect.
- -- Positive g_ds: Achieved by engineering asymmetric source/drain parasitic capacitances.

26-Jan-25 23







Fig. 6. Impact of channel length on SS and DIBL of single stack NC-NSFET.






Fig. 7. (a) Switching delay and (b) switching energy versus operating voltage ($V_{\rm DD}$) for single stack NC-NSFET.



Performance of NC-NSFETs Based on NS Dimensions

Key Parameters:

- Width (W_NS) and Thickness (T_NS) of the nanosheet (NS) significantly affect drive current and performance.

Transfer Characteristics (I D-V G):

- For thinner NS (T_NS decreases from 5 nm to 3 nm, W_NS = 20 nm):
- Both I_on and I_off decrease.
- Reasons:
- Increased effective bandgap
- Enhanced barrier height
- Reduced density of states
- Mobility degradation
- Increased perpendicular electric field
- Thinner NS requires a higher V G for saturation current.
- Adding the FE layer compensates for the reduced I_on, improving the I_on/I_off ratio.

26-Jan-25 26-Jan




Fig. 8. (a) Transfer characteristics ($I_{\rm D}-V_{\rm G}$) of single channel baseline and NC-NSFETs at various NS cross sections ($T_{\rm NS}\times W_{\rm NS}$). (b) Percentage change in SS between baseline and NC-NSFET devices and $I_{\rm on}/I_{\rm off}$ ratio at various $T_{\rm NS}$ for single channel NC-NSFET. (c) SS versus channel length, $L_{\rm G}$ of single channel NC-NSFETs at various NS cross sections. (d) DIBL and N-DIBL in single channel baseline and NC-NSFET, respectively, for different channel length, $L_{\rm G}$ and NS cross sections.

Nonuniformity in Stacked Nanosheets (NSs)






Fig. 10. (a) Transfer characteristics ($I_D - V_G$) of single stack baseline and NC-NSFET with varying metal WF. (b) V_{th} and I_{on}/I_{off} ratio changes with WF variation for both baseline and NC-NSFETs.



Sustainability & Ethical analysis

- Enables ultra-low power consumption, reducing energy demand.
- Supports device scaling, minimizing material usage.
- Extends device life, delaying electronic waste generation.
- Complex fabrication may increase resource and energy usage.
- High costs may exacerbate the digital divide.
- Manufacturing must minimize environmental harm and waste.
- Ensure transparency and collaboration in research.
- Prioritize worker safety in advanced fabrication processes.

Conclusion



- A comprehensive study of NC-NSFETs has been conducted using fully calibrated 3-D TCAD simulations.
- Subthreshold Swing (SS):- Single-channel NC-NSFETs demonstrate significantly lower SS (9% compared to NC-NWFET and 38% compared to NC-FinFET) for similar device dimensions.
- Capacitance Matching: Effective matching between ferroelectric (FE) and MOS capacitances enables hysteresis-free operation, even with thinner FE layers, facilitating ultrascaling of NC-NSFETs.
- Stack Performance: Single-stack NC-NSFETs outperform double-stack counterparts in terms of Ion, SS, and faster switching characteristics at low VDD.
- N-DIBL and NDR:- N-DIBL and associated negative differential resistance (NDR) behavior have been analyzed with varying gate lengths (L_G) in single-stack NC-NSFETs.
- Impact of Key Design Parameters:
 - Variations in NS dimensions T_{NS} and W_{NS} and metal work function (WF) influence device performance.
 - Thinner NSs yield superior performance, while $W_{\rm NS}$ must be optimized based on design requirements.
 - Tuning the metal WF significantly improves leakage current and Ion/Ioff ratio.



Future Works

- Explore process variation mitigation techniques to reduce nonuniformity in NS dimensions within stacks.
- Investigate scaling opportunities for NC-NSFETs beyond the 5-nm technology node.
- Optimize ferroelectric layer thickness for achieving hysteresis-free operation in multistack configurations.
- Extend studies on **negative capacitance effects** in different transistor architectures (e.g., gate-all-around devices).
- Develop models for reliability analysis under practical operating conditions, including thermal and electrical stress.
- Assess NC-NSFETs' suitability for **emerging low-power applications**, such as IoT and edge computing.
- Analyze the integration of NC-NSFETs with advanced materials, such as 2D semiconductors, for ultra-scaled devices.

<u>16-Jan-25</u>



References

- T. S. Perry, "The father of FinFets: Chenming Hu took transistors into the third dimension to save Moore's Law," in IEEE Spectrum, vol. 57, no. 5, pp. 46-51, May 2020, doi: 10.1109/MSPEC.2020.9078456.
- J. Singh et al., "14-nm FinFET technology for analog and RF applications," IEEE Trans. Electron Devices, vol. 65, no. 1, pp. 31–37, Jan. 2018, doi: 10.1109/TED.2017.2776838.
- A. Razavieh, P. Zeitzoff, and E. J. Nowak, "Challenges and limitations of CMOS scaling for FinFET and beyond architectures," IEEE Trans. Nanotechnol., vol. 18, no. 4, pp. 999–1004, Sep. 2019, doi: 10.1109/TNANO.2019.2942456.
- A. I. Rahman, A. S. Naqvi, A. A. Reza, and A. A. Farid, "Progress and Future Prospects of Negative Capacitance Devices," *Appl. Phys. Rev.*, vol. 9, no. 2, p. 020902, Feb. 2022.
- A. I. Rahman, A. S. Naqvi, A. A. Reza, and A. A. Farid, "Progress and Future Prospects of Negative Capacitance Devices," *Appl. Phys. Rev.*, vol. 9, no. 2, p. 020902, Feb. 2022.

26-Jan-25 33

