Rabbit VM RFC

Maxwell Bernstein

May 16, 2015

Contents

| 1 | $\mathbf{W}\mathbf{h}$ | y? | 1 | | | | | |
|---|------------------------|---|---|--|--|--|--|--|
| 2 | What? | | | | | | | |
| | 2.1 | Definitions | 2 | | | | | |
| | 2.2 | Registers | 2 | | | | | |
| | | 2.2.1 Flags | 2 | | | | | |
| | 2.3 | Instruction set | 2 | | | | | |
| | | 2.3.1 Real instructions | 2 | | | | | |
| | | 2.3.2 Assembler macros | 3 | | | | | |
| | 2.4 | Addressing modes | 3 | | | | | |
| 3 | Hov | v? | 4 | | | | | |
| | 3.1 | Instruction formats | 4 | | | | | |
| | 3.2 | Stages of compilation | 5 | | | | | |
| | | 3.2.1 TODO Preprocessing | 5 | | | | | |
| | | 3.2.2 TODO Peephole optimization | 5 | | | | | |
| | | 3.2.3 TODO Assembling | 5 | | | | | |
| | 3.3 | C interface | 5 | | | | | |
| | 3.4 | TODO | 7 | | | | | |
| | 0.1 | 3.4.1 Floating point | 7 | | | | | |
| | | 3.4.2 Memory layout | 7 | | | | | |

1 Why?

I would like to make a RISC architecture that is capable of comfortably sitting on top of nearly any other architecture. If it's possible to compile to

Rabbit, then a program can run on more or less any hardware or virtualized architecture.

Rabbit can be optimized per-architecture, while maintaining the same interface. It may, for example, take advantage of Intel's SIMD behind the scenes.

2 What?

2.1 Definitions

space: A register or memory location.

2.2 Registers

Registers are 32 bits wide.

| Value | Register | Use |
|---------|----------|----------------------------|
| 0x0 | zero | Contains 0. MIPS style. |
| 0x1 0x9 | r1 r9 | General purpose. |
| OxA | ip | Instruction pointer. |
| 0xB | sp | Stack pointer. |
| 0xC | ret | Returned value. |
| OxD | tmp | Temporary register. |
| 0xE | flags | Flags used for comparison. |

2.2.1 Flags

| Bit | Flag | Meaning |
|----------|------|---|
| 0x0 | SF | Sign flag. On if sign bit of result is on. |
| 0x1 | ZF | Zero flag. On if result is zero or numbers were the same. |
| 0x2 0x20 | | Reserved. |

2.3 Instruction set

2.3.1 Real instructions

When it makes sense, the destination register is the first argument to an instruction. The last argument to the following instructions may also be an immediate value, denoted with a prefix of \$: move, add, sub, mul, div, shr, shl, nand, xor, br, brz, brnz.

| Value | Instruction | Usage | Explanation | Description |
|-------|-------------|--------------------|--------------------------|---------------------------|
| 0x0 | halt | halt | | Stop the execution of the |
| 0x1 | move | move %rB, %rC | r[B] := r[C] | Move one space into ano |
| 0x2 | add | add %rA, %rB, %rC | r[A] := r[B] + r[C] | Add two spaces into a th |
| 0x3 | sub | sub %rA, %rB, %rC | r[A] := r[B] - r[C] | Subtract two spaces into |
| 0x4 | mul | mul %rA, %rB, %rC | r[A] := r[B] * r[C] | Multiply two spaces into |
| 0x5 | div | div %rA, %rB, %rC | r[A] := r[B] / r[C] | Divide two spaces into a |
| 0x6 | shr | shr %rA, %rB, %rC | r[A] := r[B] >> r[C] | Shift right one space a n |
| 0x7 | shl | shl %rA, %rB, %rC | $r[A] := r[B] \ll r[C]$ | Shift left one space a nu |
| 8x0 | nand | nand %rA, %rB, %rC | r[A] := not(r[B] & r[C]) | NAND two spaces. |
| 0x9 | xor | xor %rA, %rB, %rC | $r[A] := r[B] ^ r[C]$ | XOR two spaces. |
| 0xA | br | br %rC | goto r[C] | Branch. |
| 0xB | brz | brz %rC | if (ZF set) goto r[C] | Branch if ZF is set. |
| 0xC | brnz | brnz %rC | if (!(ZF set)) goto r[C] | Branch if ZF is not set. |
| 0xD | in | in %rC | r[C] := getchar() | Read one character from |
| 0xE | out | out %rC | <pre>putchar(r[C])</pre> | Print one character from |

2.3.2 Assembler macros

The last argument to the following macros may also be an immediate value, denoted with a prefix of \$: cmp, not, push, call.

| \overline{Macro} | Usage | Expansion |
|--------------------|-------------|--------------------------------------|
| cmp | cmp A, B | sub %tmp, A, B |
| not | not A, B | nand A, B, B |
| or | or A, B, C | (A nand A) nand (B nand B) |
| and | and A, B, C | nand A, B, C $//$ not A, A |
| push | push A | move (%sp), A $//$ sub %sp, %sp, \$1 |
| pop | pop A | add %sp, %sp, $1/$ move A, (%sp) |
| call | call A | ${\tt push~\%ip~//~br~A}$ |
| ret | ret | pop %ip |

2.4 Addressing modes

There are two addressing modes: %reg and (%reg). The former uses the value in the register, and the latter uses the word at the address in the register.

3 How?

3.1 Instruction formats

vvvvvvvvvvvvvvvvvvvvvvvvvvv

Immediate value

Every bit in "Dead space" must be turned off. If one is turned on, the result is undefined.

If the immediate bit is on, then the instruction disregards ${\tt rC}$ and instead looks for its third argument in the 32 bits after the first instruction. For example:

represents a move instruction with the immediate bit set. It will therefore look for an immediate value in the following word (in this case, the value is 7), and then store it in r1.

Addition works in a similar fashion:

represents an add instruction with the immediate bit set. It looks for an immediate value in the following word (in this case, 1), adds it to the value

in r1, then stores the result in r1. So this instruction would be an increment instruction.

The addressing mode bits are simple; if a register's addressing mode bit is on, then the address in the register is dereferenced when the instruction is being executed, and that data is used instead. For example:

Performs an addition operation that adds the contents of zero with r1 and stores the result in memory at the address in r7.

3.2 Stages of compilation

3.2.1 TODO Preprocessing

The preprocessor will be responsible for macro expansion and label to address translation. Macros exist in the form of instruction expansions, done behind the scenes.

3.2.2 TODO Peephole optimization

3.2.3 TODO Assembling

3.3 C interface

```
struct rabbit_s;
typedef struct rabbit_s *rabbit_t;
typedef uint32_t rabbit_word;

typedef enum {
   RB_SUCCESS,
   RB_FAIL,
   RB_OVERFLOW,
   RB_ILLEGAL,
} rabbit_status;
enum {
   RB_ZERO,
   RB_R1,
   RB_R2,
   RB_R3,
   RB_R4,
```

```
RB_R5,
    RB_R6,
    RB_R7,
    RB_R8,
    RB_R9,
    RB_IP,
    RB_SP,
    RB_RET,
    RB_TMP,
    RB_FLAGS,
} rabbit_reg;
enum {
    RB_HALT,
    RB_MOVE,
    RB_ADD,
    RB_SUB,
    RB_MUL,
    RB_DIV,
    RB_SHR,
    RB_SHL,
    RB_NAND,
    RB_XOR,
    RB_BR,
    RB_BRZ,
    RB_BRNZ,
    RB_IN,
    RB_OUT,
} rabbit_instr;
const unsigned char RB_ADDRA = 1U << 0,</pre>
    RB\_ADDRB = 1U << 1,
    RB\_ADDRC = 1U << 2,
    RB_IMMED = 1U \ll 3;
rabbit_t rabbit_new (rabbit_word mem_size);
void rabbit_free (rabbit_t *r);
rabbit_word rabbit_pack_reg (unsigned char opcode,
     unsigned char modes,
```

```
unsigned char regc,
   unsigned char regb,
   unsigned char rega);

rabbit_word rabbit_pack_imm (unsigned char opcode,
   unsigned char modes,
   unsigned char regc,
   unsigned char regb);

void rabbit_load_code (rabbit_t r, rabbit_word *code, rabbit_word len);
rabbit_status rabbit_run (rabbit_t r);
```

3.4 TODO

3.4.1 Floating point

Floating point computation is left to the client (an exercise for the reader, if you will).

3.4.2 Memory layout

The memory layout is completely flat right now.