
5-Stage-Pipeline-CPU 報告

負責部分:code、架構圖、Waveform 驗證結果

一、架構圖



二、程式說明

1. IF

計算 PC 並抓取指令,且判斷是否需要 NOP,若需要 NOP 就將指令輸出為 32bits 的 0,若不需要就輸出抓到的指令與 PC+4 的值

2. IF ID

暫存從 IF 傳來的 PC+4 與指令

3. Sign_extend

將 16 bits 的 input extend 至 32 bits

4. Reg file

判斷 RN1 和 RN2, 把 RD1 和 RD2 放好,如果 RN1 或 RN2 為 0,就將 RD1 或 RD2 歸零,如果有東西就寫入 RD1 和 RD2。判斷從 memory 是否有寫東西回來,有的話就寫入 WN

5. Control_single

定義每一指令的訊號,並且定義每一指令的控制訊號

6. ID

將讀入的指令的切成一塊一塊並且 assign 給分別該有的 wire,例如 rs, rt,,opcode 等等,先使用 Sign_extend,然後使用剛剛切好並放入的東西寫入 reg_file,最後使用 controll single 定義訊號,並選擇 WN 的數值

7. ID EX

先判斷是否 reset,如果是,將所有東西歸零,接下來判斷指令,並且寫好所有的控制訊號,且暫存 ID 所傳入的值

8. EX

負責判斷從不同地方傳來的值該如何處理的地方。EX 裡的元件有 Divider、HILO、ALU、ALU control、ADD 及兩個 MUX。Divider 計算完後將資料存入HILO,需要時再使用 mfhi 及 mflo 指令使用。ALU control 控制 ALU 應使用的功能。MUX 決定要輸出哪個訊號。

9. EX MEM

先暫存從 EX 傳來的訊號,再傳送到 Memory 區域

10. Memory

存取資料的地方,控制資料的讀入及寫入記憶體。接收 control signal 的訊號 決定 MEM_WRITE、MEM_READ 的訊號。此區域也連接 Branch,不須使用記 憶體時,像 jump 指令時可使用 Branch 將訊號送回 IF 區。

11. MEM WB

暫存從 Memory 傳來的訊號,再傳送到 WB 區域

12. WB

接收訊號後,接收 control signal 的訊號確認 MemtoReg 的訊號來判斷是否需要將資料寫回 Register File,若需要就寫回。

三、Waveform 驗證結果

輸入指令為

slt \$s3, \$s2, \$s4

j 3

beq, \$s1, \$s4, 2

lw \$t7, \$s1, 0

beq \$s1, \$s1, 4

add \$s2, \$s0, \$s2

sub \$s2, \$s0, \$s2

add \$s1, \$s0, \$s1

add \$s1, \$s0, \$s1

divu, \$t0, \$a2

or \$s2, \$s0, \$s2

mfhi, \$s6

mflo, \$s5

add \$s1, \$s0, \$s1

sub \$s2, \$s0, \$s2

ori \$s3, \$s2, 4


sw \$zero, \$s2, 24


srl \$s3, \$s7, 2


beq, \$s1, \$s4, 2

jr, \$s7

Waveform:







驗證結果:

```
0, reading data: Mem[ x] => x
   # 18446744073709551615, PC: x
# 0, reading data: Mem[
                                                0] => 39098410
0 (Port 2)
                        0, reg_file[ 0] =>
 4 #
 5
                        0, reg_file[ 0] =>
                                                   0 (Port 1)
 6
                        0, PC:
                        0, NOP
 7
    #
 8
                        1, reading data: Mem[ 4] => 13
1, reg_file[20] => 5 (Port 2)
1 reg_file[18] => 3 (Port 1)
 9
                                                   4] => 134217731
10
   #
   #
12 #
                        1, PC: 4
                        1, wd:
1, SLT
13
                                       0
14 #
                        15 #
16
   #
                                                    8] => 305397762
17 #
18
   #
19
   #
                        2, PC:
20 #
                        2, J
21
   #
                        3, reading data: Mem[ 12] => 2385444864
22
   #
23 #
                        3, PC: 12
24
   #
                        3, NOP
25
   #
                        4, reading data: Mem[ 16] => 3
5 reg file[19] <= 1 (Write)
                                                   16] => 305201156
26
   #
27
   #
28 #
                        4, PC: 16
                        4, NOP
29
   #
30 #
31 #
                        5, reading data: Mem[ 12] => 2385444864
   #
                        5, PC: 12
32
33 #
                        5, NOP
34 #
                                                16] => 305201156
21 (Port 2)
35
   #
                        6, reading data: Mem[
                        6, reg_file[15] =>
6, reg_file[17] =>
36 #
37 #
                                                2 (Port 1)
                               16
38 #
                        6, PC:
39 #
                        6, LW
40 #
```

```
7, reading data: Mem[ 20] => 38834208
7, reg_file[17] => 2 (Port 2)
42 #
43 #
                           7, PC: 20
44 #
                           7, BEQ
45 #
46 #
                           8, reading data: Mem[ 24] => 38

8, reg_file[0] => 0 (Port 2)

8, reg_file[0] => 0 (Port 1)

8, reading data: Mem[ 2] =>
                                                         24] => 38834210
47 #
48 #
49 #
                                                                        256
                           8, PC: 24
8, NOP
50 #
51
    #
52 #
                          9, reading data: Mem[ 28] => 36735008
10, reg_file[15] <= 256 (Write)
9, PC: 28
53 #
54 #
55 #
                           9, PC: 28
56 #
57 #
                          9, NOP
58 #
                         10, reading data: Mem[ 36] => 17170459
59 run
                         10, PC: 36
60 #
61 #
62 #
63 #
                          10, NOP
                         11, reg_file[ 6] => 6 (Port 2)
11, reg_file[ 8] => 8 (Port 1)
64 #
                         11, PC: 36
11, wd: x
11, DIVU
65 #
66 #
67 #
68 #
69 #
                         12, PC: 36
12, wd: x
12, DIVU
70 #
71 #
72 #
73 #
                         13, PC: 36
13, wd: x
13, DIVU
74 #
75 #
76 #
77 #
78 #
79 #
                         14, PC: 36
14, wd: x
14, DIVU
80 #
                           15, PC: 36
15, wd: x
15, DIVU
81 #
                                             Х
82 #
83 #
84 #
                          16, PC: 36
85 #
 86 #
                           16, wd:
 87 #
                            16, DIVU
 88 #
                          17, PC: 36
 89 #
 90 #
91 #
                            17, wd:
17, DIVU
                                             X
 92 #
                       18, PC: 36
18, wd: ×
18, DIVU
 93 #
 94 #
                                             X
 95 #
 96 #
                          19, PC:
 97 #
                                           36
 98 #
                           19, wd:
                                             X
99 #
                            19, DIVU
100 #
101 run
                           20, PC: 36
20, wd: x
102 #
103 #
104 #
105 #
106 #
107 #
                                             X
                            20, DIVU
                           21, PC:
21, wd:
                                             36
108 #
                            21, DIVU
109 #
                           22, PC:
110 #
                                            36
111 #
                                             Х
112 #
                            22, DIVU
113 #
                            23, PC: 36
114 #
115 #
                            23, wd:
                            23, DIVU
116 #
117 #
                            24, PC: 36
118 #
119
     #
                            24, wd:
120
     #
                            24, DIVU
```

101	ш			
121	#	0.5	D.C.	26
	#	_	PC:	36
	#		wd:	Х
	#	25,	DIVU	
	#			
126	#		PC:	36
127	#		wd:	X
128	#	26,	DIVU	
129	#			
130	#		PC:	36
131	#		wd:	Х
	#	27,	DIVU	
	#			
	#		PC:	36
	#		wd:	Х
136	#	28,	DIVU	
	#			
	#	_	PC:	36
139	#		wd:	Х
140	#	29,	DIVU	
141	#			
142	run	20	D.C.	2.6
	#	_	PC:	36
	#		wd:	Х
	#	30,	DIVU	
146	#	21	D.C.	26
147	# #		PC:	36
148	# #		wd:	Х
149	#	31,	DIVU	
150 151	#	22	DG.	26
	#	_	PC:	36
	#		wd:	Х
	#	32,	DIVU	
154 155	#	22	DG.	36
			PC: wd:	
156 157	#		DIVU	Х
	#	33,	DIVO	
159	#	31	PC:	36
160	#		wd:	х
161	#		DIVU	Α
162	#	54,	DIVO	
163	#	35,	PC:	36
164	#		wd:	х
165	#	35,	DIVU	
166	#			
167	#	36,	PC:	36
168	#	36,	wd:	x
169	#	36,	DIVU	
170	#			
171	#		PC:	36
172	#		wd:	х
173	#		DIVU	
174	#			
	#	_	PC:	36
	#		wd:	X
	#	38,	DIVU	
	#			
	#	-	PC:	36
180	#		wd:	X
181	#	39,	DIVU	
182	#			

```
183 run
                                  40, PC:
40, wd:
184 #
                                                     36
                                  40, wd:
40, DIVU
185 #
186 #
187 #
188 #
                                                   36
                                  41, PC:
                                  41, PC:
41, wd:
189 #
                                                       X
                                  41, DIVU
190 #
191 #
192 #
193 #
                                  42, PC: 36
42, wd: x
                                                     х
194 #
                                  42, DIVU
195 #
                                  43, PC: 36
43, wd: x
196 #
197 #
198 #
                                  43, wd:
43, DIVU
                                                     Х
199 #
200 #
                                  44, PC:
                                 44, wd:
44, DIVU
201 #
202 #
203 #
204 #
                                 45, PC: 36
45, wd: x
                                                     Х
205 #
206 #
                                  45, DIVU
207 #
208 #
209 #
                                                                        40] => 38834213
                                  46, reading data: Mem[
                                  46, PC: 40
210 #
                                  46, wd:
211 #
                                  46, DIVU
212 #
213 #
214 #
                                  47, reading data: Mem[ 44] =>
47, reg_file[16] => 1 (Port 2)
47, reg_file[18] => 3 (Port 1)
                                                                                           45072
215 #
                                  47, PC: 44
47, wd: x
216 #
                                  47, wd:
47, OR
217 #
218 #
219 #
220 #
                                  48, reading data: Mem[ 48] =>
48, reg_file[0] => 0 (Port 2)
48, reg_file[0] => 0 (Port 1)
                                                                                            43026
221 #
222 #
223 #
                                  48, reg_file[ 0] =>
48, PC: 48
48, wd: x
224 #
225 #
                                  48, MFHI
226 #
227 #
228 #
229 #
                                  49, reading data: Mem[ 52] => 36735008
                                  49, PC: 52
49, wd: x
230 #
                                  49, MFLO
231 #
                                  50, reading data: Mem[ 56] => 38834210
50, reg_file[16] => 1 (Port 2)
50, reg_file[17] => 2 (Port 1)
232 #
233 #
234 #
235 run
                                  51, reg_file[18] <= 3 (Write)
236 #
237 #
                                  50, PC: 56
238 #
239 #
240 #
                                   50, wd:
                                   50, ADD
                                  51, reading data: Mem[ 60] => 91
51, reg_file[18] => 3 (Port 1)
52 reg_file[22] <= 2 (Write)
241 #
                                                                           60] => 911409156
242 #
243 #
244 #
245 #
246 #
                                  51, PC: 60
51, wd: 2
51, SUB
247 #
                                  52, reading data: Mem[ 64] => 2886860824
52, reg_file[19] => 1 (Port 2)
53, reg file[21] <= 1 (Write)
248 #
249 #
250 #
251 #
252 #
                                  53, reg_file[21] <= 52, PC: 64 52, ORI
                                                                           1 (Write)
253 #
                                  53, reading data: Mem[ 68] => 1546370

53, reg_file[0] => 0 (Port 1)

53, reg_file[18] => 3 (Port 2)

54, reg_file[17] <= 3 (Write)
254 #
255 #
256 #
257 #
258 #
                                  54, reg_file[17] <= 53, PC: 68
259 #
                                   53, SW
260 #
```

```
261 #
                                                                   72] => 305397762
262 #
263 #
264 #
                               54, PC: 72
54, wd: 2
265 #
266 #
267 #
                               54, SRL
                               55, reading data: Mem[ 76] => 48234504

55, reg_file[17] => 3 (Port 1)

55, reg_file[20] => 5 (Port 2)

56, reg_file[19] <= 7 (Write)

56, writing data: Mem[ 24] <= 3
268 #
269 #
270 #
271 #
272 #
                               55, PC: 76
55, BEQ
273 #
274 #
275 #
                               56, reading data: Mem[ 80] => x
56, reg_file[0] => 0 (Port 1)
56, reg_file[0] => 0 (Port 2)
276 #
277 #
278 #
279 #
280 #
                               56, PC:
56, NOP
                                           80
281 #
                               58, reg_file[19] <=
282 #
283 #
                                                                   2 (Write)
                               57, PC: 84
284 #
285 #
286 #
                               57, NOP
                               58, reading data: Mem[ 76] => 48234504
287 #
288 #
289 #
                               58, PC: 76
58, NOP
                               59, reading data: Mem[ 80] => x
59, reg_file[23] => 8 (Port 1)
290 #
291 #
                               59, PC: 80
59, wd: x
292 #
293 #
294 #
295 #
                               59, wd:
59, JR
296 #
                               60, reg_file[ 0] => 0 (Port 1)
297 run
298 #
299 #
                               60, PC: 84
                               60, NOP
300 #
                                 61, PC: 88
61, NOP
301 #
302 #
303 #
304 #
                                  62, reading data: Mem[ 8] => 305397762
305 #
                                  62, PC: 8
306 #
                                   62, NOP
307 #
308 #
309 #
                                   63, reading data: Mem[ 12] => 2385444864
63, reg_file[20] => 5 (Port 2)
63, reg_file[17] => 3 (Port 1)
310 #
311 #
                                   63, PC: 12
312 #
                                   63, BEQ
313 #
314 #
315 #
316 #
                                   64, reading data: Mem[ 16] => 305201156
64, reg_file[0] => 0 (Port 2)
64, reg_file[0] => 0 (Port 1)
317 #
                                   64, PC: 16
318 #
                                   64, NOP
319
```