

Review: old exams, homeworks, IA notes by daniel, review session (on eecs 370 website!)

Tips: don't spend too much time on one problem

Binary, octal, and hexadecimal conversions


2's complement representation

- To represent negative number: flip bits and add 1
- To represent positive number: subtract 1 and flip bits

Floating point formats

IEEE Floating point format (single precision)

- Sign bit: (0 is positive, 1 is negative)
- Significand: (also called the *mantissa*; stores the 23 most significant bits after the decimal point)
- Exponent: used biased base 127 encoding
 - Add 127 to the value of the exponent to encode:
 - $-127 \rightarrow 00000000$ $1 \rightarrow 10000000$
 - $-126 \rightarrow 00000001$ $2 \rightarrow 10000001$
 -
 - $0 \rightarrow 01111111$ $128 \rightarrow 11111111$



- How do you represent zero ? Special convention:
 - Exponent: -127 (all zeroes), Significand 0 (all zeroes), Sign + or -
 - First bit is 0 if positive, 1 if negative
 - Encode (exponent + 127) for the exponent
 - Remember: everything is in base 2
 - There is an implicit 1 before the mantissa

LC2K instructions


<code>add</code> (R-type instruction)	0b000	Add contents of <code>regA</code> with contents of <code>regB</code> , store results in <code>destReg</code> .
<code>nor</code> (R-type instruction)	0b001	Nor contents of <code>regA</code> with contents of <code>regB</code> , store results in <code>destReg</code> . This is a bitwise nor; each bit is treated independently.
<code>lw</code> (I-type instruction)	0b010	"Load Word"; Load <code>regB</code> from memory. Memory address is formed by adding <code>offsetField</code> with the contents of <code>regA</code> . Behavior is defined only for memory addresses in the range [0, 65535].
<code>sw</code> (I-type instruction)	0b011	"Store Word"; Store <code>regB</code> into memory. Memory address is formed by adding <code>offsetField</code> with the contents of <code>regA</code> . Behavior is defined only for memory addresses in the range [0, 65535].
<code>beq</code> (I-type instruction)	0b100	"Branch if equal" If the contents of <code>regA</code> and <code>regB</code> are the same, then branch to the address <code>PC+1+offsetField</code> , where <code>PC</code> is the address of this <code>beq</code> instruction.
<code>jalr</code> (J-type instruction)	0b101	"Jump and Link Register"; First store the value <code>PC+1</code> into <code>regB</code> , where <code>PC</code> is the address where this <code>jalr</code> instruction is defined. Then branch (set PC) to the address contained in <code>regA</code> . Note that this implies if <code>regA</code> and <code>regB</code> refer to the same register, the net effect will be jumping to <code>PC+1</code> .
<code>halt</code> (O-type instruction)	0b110	Increment the <code>PC</code> (as with all instructions), then halt the machine (let the simulator notice that the machine halted).
<code>noop</code> (O-type instruction)	0b111	"No Operation (pronounced no op)" Do nothing.

Converting instructions to machine code

Addressing modes for lw/sw instructions (big endian, little endian)

Big Endian vs. Little Endian


- Endian-ness: ordering of bytes within a word
 - Little - increasing numeric significance with increasing memory addresses
 - Big – The opposite, most significant byte first
 - The Internet is big endian, x86 is little endian, LEG and ARMv8 can switch



- In LC2K, registers are 32 bits, and in ARM, they're 64 bits

IEEE 754 Floating Point

- What is the value, in binary, of the following IEEE 754-encoded floating-point number?
- What is the value, in decimal, for the same number?



- LC2K is word (32 bits / 4 bytes) addressable while ARM is byte addressable
 - Sign extend if necessary
- Struct alignment/padding
- Size of each data type will be provided

Minimum Datatype Sizes

Type	Minimum size (bits)
char	8
int	16
long int	32
float	32
double	64

- In 64 bit system, pointers are 8 bytes and in a 32 bit system, pointers are 4 bytes (aka, it's the same number of bits as the system)
- Alignment rules:
 - Every primitive (aka not array/struct) data type must start at an address divisible by its size

- The first element of a struct must start at an address that is divisible by the size of the largest primitive element of the struct
- Padding must be added to the end of the struct so that the total size of the struct is a multiple of the size of the largest primitive element in the struct

Memory Layout

- How many bytes does the C data structure require (assuming a 64-bit machine)?

```
struct foo {
    double *w;      ← 8 bytes
    char x;         ← 1 byte
    int y;          ← 4 bytes + 3 bytes for alignment
    char z[10];     ← 1 * 10 bytes
};                ← 26 bytes + 6 for padding = 32 bytes
```


- How could this structure be rewritten to reduce memory usage?

- Note: ordering from largest to smallest or smallest to largest minimizes padding

Data organization (stack, heap, static, text)

Stack frames

[Caller vs. Callee save](#)




Compiler, linker, loader

Logic gates and basic state machines


- Where S is a set of states and I is a set of inputs:
 - $P(S)$ is a Moore machine; output depends only on current state
 - $P(S, I)$ is a Mealy machine; output depends on current state and inputs. Example:

FSM for Vending Machine




Is this a Mealy or Moore Machine?

latches vs. flip flops (be able to draw diagram)



Single cycle processor


Executing an **ADD** Instruction



34


Multi-cycle processor

Multi-cycle LC2 Datapath



Each red signal comes from "Control"
(implemented via ROM as before)

Pipelining



- **Data hazards:** since register reads occur in stage 2 and register writes occur in stage 5 it is possible to read an old / stale value before the correct value is written back.
- **Control hazards:** A branch instruction may change the PC, but not until stage 4. What do we fetch before that?
 - Deal with data hazards by forwarding values. Eliminates need to stall at all for add/nor, but you will need to stall one cycle for a lw followed by a sw.
 - Control hazards: predict that branch is not taken. Only lose 3 cycles if branch was taken; otherwise no performance lost
 - Data dependency- any instruction that depends on the result of a previous instruction
 - Data hazard- any data dependency where a wrong value could be obtained because of a data dependency that wasn't dealt with (within 2 of add/nor, or a sw within 2 of a lw; stall in decode stage until previous instruction writes back)

Poll: Which of these instructions has a data dependency on an earlier one? Which of those are data hazards in our 5-stage pipeline?

1. add 1 2 3
2. nor 3 4 5
3. add 6 3 7
4. lw 3 6 10
5. sw 6 2 12

• Calculate performance

Classic performance problem

- Program with following instruction breakdown:

lw	10%
sw	15%
beq	25%
R-type	50%

- Speculate "always not-taken" and squash. 80% of branches not-taken
- Full forwarding to execute stage. 20% of loads stall for 1 cycle
- What is the CPI of the program?
- What is the total execution time if cycle time is 100MHz?

$$\text{CPI} = 1 + 0.10 (\text{loads}) * 0.20 (\text{load use stall}) * 1 + 0.25 (\text{branch}) * 0.20 (\text{miss rate}) * 3$$

$$\text{CPI} = 1 + 0.02 + 0.15 = 1.17$$

$$\text{Time} = 1.17 * 10\text{ns} = 11.7\text{ns per instruction}$$

$$IL = \frac{\# \text{ insts}}{\text{cycles}} \times \frac{\text{sec}}{\text{cycle}} = 10^{-9}$$

$$\frac{100 \times 10^6 \text{ cycles}}{1.17 \times 10^9} = 10 \text{ ns}$$

- Lose 3 cycles per branch taken
- Stall 1 cycle per lw followed by a data dependency

Adding new instructions

Symbol Table/ Relocation Table

- Defined global labels go in the symbol table
- Accessing a variable in a section that is different from where it is defined needs to go into the relocation table. Accessing local variables does not go into the relocation table
- Static can be local

Symbol Table & Relocation Table

File main.c

```
1: int r;  
2: extern int x;  
3: extern void foobar();  
4: void main(int x) {  
5:     reference to x  
6:     reference to r  
7:     foobar();  
8: return; }
```

File foobar.c

```
1: int x;  
2: int y;  
3: void foobar() {  
4:     int t;  
5:     reference to x  
6:     reference to y  
7:     reference to t  
8: return; }
```

What symbols appear in the symbol tables?

What instructions appear in the relocation tables?

Symbol Table:

r, x, foobar, main

Relocation Table:

5, 6, 7

Symbol Table:

x, y, foobar

Relocation Table:

5, 6