My CPU when the L1 cache misses



EECS 370

Improving Caches

Announcements

- Lab
 - Canvas quiz due tonight
 - Meets Fr/M
- P3 checkpoint due next Thursday
 - Get pipeline simulator working without hazards
- Lectures Next Week
 - Tuesday is election day!
 - You can vote in Michigan if you are living as a student and are a US citizen
 - Optional bonus lecture on Tuesday
 - Noon 1:30: GPU Architectures
 - 3-4:30: Quantum Computers



Agenda

- Cache example
- How to improve cache



Memory Hierarchy

- Key observation: we only need to access a small amount of data at a time
- Let's use a small array of SRAM to hold data we need now
 - Call this the cache
 - Able to keep up with processor
 - Small (~Kilobytes), so it should be relatively cheap
- Use a large amount of DRAM for main memory
 - Can scale up to ~Gigabytes in size



Scaling Up


- What if we access many memory locations, and cache isn't large enough to hold all of them?
- How do we choose what to keep in the cache?
 - How does hardware predict what's most likely to be needed soon?
- Answer: locality
 - Temporal locality
 - Spatial locality




Temporal Locality

- Temporal locality: if a given memory location is referenced now, it will probably be used again in the near future
 - Why? Take a look at code you've written. You tend to use a variable multiple times
 - Corollary: if you haven't used a variable in a while, you probably won't need it very soon either
- Hardware should take advantage of this by:
 - Placing items we just accessed in the cache
 - When we need to evict something, evict whatever data was least recently used (LRU)



















Tag comparison uses hardware called "content-addressable memory (CAM)"











































Agenda

- Cache example
- How to improve cache



Definitions

- Hit: when data for a memory access is found in the cache
- Miss: when data for a memory access is not found in the cache
- Hit/Miss rate: percentage of memory accesses that hit/miss in the cache



Poll: Average access time?

Example Problem

- Assume the following:
 - Cache has 1 cycle access time
 - If data is not found in cache, main memory is then accessed instead
 - Main memory has 100 cycle access time
- If we have a 90% hit rate in the cache, what is the average memory latency?



Calculating Average Access Latency

- Average Latency:
 - $cache\ latency + (memory\ latency \cdot miss\ rate)$
- Average latency for our example:
 - 1 cycle + $\left(15 \cdot \frac{3}{5}\right)$
 - = 10 cycles per reference
- To improve latency, either:
 - Improve memory access latency, or
 - Improve cache access latency, or
 - Improve cache hit rate



Agenda

- Larger Cache Blocks
- Extra Problems
- LRU with More than Two Blocks
- Write-Through Cache
- Write-Back Cache



Calculating Size

- How many bits is used in cache?
 - Storing data
 - 2 bytes of SRAM
 - Calculate overhead (non-data)
 - This cost is often forgotten for caches, but it drives up the cost of real designs!
 - 2 4-bit tags
 - 2 valid bits
- What is the storage requirement

<u>Poll:</u> Which of the following would reduce tag overhead (as an overall percentage)? (select all that apply)

- a) Increase number of cache entries
- b) Decrease number of cache entries
- c) Use smaller addresses
- d) Store more data in each cache entry

How can we reduce overhead?

- Have a smaller address
 - Impractical, and caches are supposed to be micro-architectural
- Cache bigger units than bytes
 - Each block has a single tag, and blocks can be whatever size we choose.





Increasing Block Size

Case 1:

Block size: 1 bytes

1	0	74
1	6	160

V tag data (block)

How many bits needed per tag?

- = $log_2(number of blocks in memory) = log_2(16)$
- = 4 bits

Overhead =
$$(4+1) / 8 = 62.5\%$$

Case 2:

Block size: 2 bytes

1	0	74	110	
1	3	160	170	
V tag data (block)				

How many bits needed per tag?

- = $log_2(number of blocks in memory) = log_2(8)$
- = 3 bits

Overhead =
$$(3+1) / 16 = 25\%$$




Figuring out the tag


- If block size is N, what's the pattern for figuring out the tag from the address?
 - $tag = \left[\frac{addr}{block \ size}\right]$
- If block size is power of 2, then this is just everything except the $\log_2(block\ size)$ bits of the address in binary!
- E.g.

$$0d11 = 0b1011$$
 $Tag = 0b101 = 0d5$
 $Block\ Of\ fset = 1$


 Remaining bits (block offset) tells us how far into the block the data is


























<u>Poll:</u> Complete the last 3 instructions yourself

























Block size for caches





Block size for caches





Spatial Locality

- Notice that when we accessed address 1, we also brought in address
 - This turned out to be a good thing, since we later referenced address 0 and found it in the cache
- This is taking advantage of spatial locality:
 - If we access a memory location (e.g. 1000), we are more likely to access a location near it (e.g. 1001) than some random location
 - Arrays and structs are a big reason for this

```
for(i=0; i < N; i++)
  for(j = 0; j < N; j++ )
  {
     count++;
     arrayInt[i][j] = 10;
}</pre>
```




Agenda

- Larger Cache Blocks
- Extra Problems
- LRU with More than Two Blocks
- Write-Through Cache
- Write-Back Cache




Extra Practice Problem






Solution to Practice Problem



Solution to Practice Problem



EECS 370: Introduction to Computer Organization

Extra Class Problem

*We'll see later that this is called a "fully-associative cache"

- Given a cache that works as we've described* with the following configuration: total size is 8 bytes, block size is 2 bytes, LRU replacement. The memory address size is 16 bits and is byte addressable.
 - 1. How many bits are for each tag? How many blocks in the cache?

- 2. For the following reference stream, indicate whether each reference is a hit or miss: 0, 1, 3, 5, 12, 1, 2, 9, 4
- 3. What is the hit rate?
- 4. How many bits are needed for storage overhead for each block?

Agenda

- Larger Cache Blocks
- Extra Problems
- LRU with More than Two Blocks
- Write-Through Cache
- Write-Back Cache



- If we have more than 2 things we're keeping track of...
 - Can't just track LRU
 - Once we access that element, how do we know which of the other elements are LRU?
 - Must track the full ordering of when elements were accessed*
- Each element must store a number [0-(N-1)] -> log₂(N) bits
- 0 is LRU, 1 is 2nd LRU... N-1 is most recently used



- If we have more than 2 things we're keeping track of...
 - Can't just track LRU
 - Once we access that element, how do we know which of the other elements are LRU?
 - Must track the full ordering of when elements were accessed*
- Each element must store a number [0-(N-1)] -> log₂(N) bits
- 0 is LRU, 1 is 2nd LRU... N-1 is most recently used
- When element i is used:

```
X = counter[i]
counter[i] = N-1
for (j=0 to N-1)
   if ((j != i) AND (counter[j]>X)) counter[j]—
```

Initial State					
Element	0	1	2	3	
Count	0	1	2	3	



- If we have more than 2 things we're keeping track of...
 - Can't just track LRU
 - Once we access that element, how do we know which of the other elements are LRU?
 - Must track the full ordering of when elements were accessed*
- Each element must store a number [0-(N-1)] -> log₂(N) bits
- 0 is LRU, 1 is 2nd LRU... N-1 is most recently used
- When element i is used:

```
X = counter[i]
counter[i] = N-1
for (j=0 to N-1)
  if ((j != i) AND (counter[j]>X)) counter[j]—
```

Initial State					
Element	0	1	2	3	
Count	0	1	2	3	

Access Element 2					
Element	0	1	2	3	
Count	0	1	3	2	



- If we have more than 2 things we're keeping track of...
 - Can't just track LRU
 - Once we access that element, how do we know which of the other elements are LRU?
 - Must track the full ordering of when elements were accessed*
- Each element must store a number [0-(N-1)] -> log₂(N) bits
- 0 is LRU, 1 is 2nd LRU... N-1 is most recently used
- When element i is used:

```
X = counter[i]
counter[i] = N-1
for (j=0 to N-1)
   if ((j != i) AND (counter[j]>X)) counter[j]—
```

- Evict element with counter = 0 when needed
- Get's expensive for moderate to large N

Initial State					
Element	0	1	2	3	
Count	0	1	2	3	

Access Element 2					
Element	0	1	2	3	
Count	0	1	3	2	

Access Element 0					
Element	0	1	2	3	
Count	3	0	2	1	

