Low Power 4×4 Bit Multiplier Design using Dadda Algorithm and Optimized Full Adder

Muhammad Hussnain Riaz 1 , Syed Adrees Ahmed 1 , Qasim Javaid 1 , Tariq Kamal 2

Abstract- This paper presents the model of 4-bit multiplier having low power and high speed using Algorithm named Dadda and the basic building block used is optimized Full adder having low power dissipation and minimum propagation delay. Full and half adder blocks have been designed using pass-transistor logic and CMOS process technology to reduce the power dissipation and propagation delay. We have also applied Dadda algorithm to reduce the propagation delay. The model has been designed using Cadence Virtuoso in 90-nm technology. The proposed multiplier starts its operation at the frequency of 3.83 GHz and its average dynamic power is 184.3 μW at the supply of 1V.

Keywords— Dadda Algorithm, Hybrid Design, Optimized Full Adder, 4×4 Bit Multiplier

I. Introduction

Multiplication is the basic process which is used in different electronic and in various digital communication applications. Multipliers with low latency and minimum power dissipation are preferred to design an optimized circuit so that maximum throughput can be achieved in minimum response time. Building blocks used in multipliers are a full adder and a half adder. Different design implementations of a full adder and half adder circuits have been used to reduce power and delay in order to design an optimized multiplier circuit which includes pass transistor logic, CMOS process technology, split percentage data-driven logic and CMOS process technology. Besides this, different multiplication algorithms also have been used to achieve optimized power and delay product which includes Dadda, Wallace tree, and Vedic and Booth algorithms. The Recent multiplier used Reduced-sp-D3Lsum Adder and Dadda Algorithm technique. This design operates at high frequency and consumes less power as compared to previous designs, but still, power needs to be significantly reduced, so, it will help in the larger circuits where multiplier itself becomes the building block [8]. In proposed work, a multiplier has been designed in which Full adder and half adder has been used as its building block to reduce the power dissipation by using passtransistor logic and CMOS technology process. Dadda Algorithm has been used to reduce the propagation delay of the multiplier. The paper has been ordered according to this flow. Previous research regarding multiplier and full adder has been presented in Sect. II; proposed research is described in Sect. III; block diagrams and algorithm implementation are covered in

Sect. IV and V; results in Sect VI; while the conclusion is in Sect. VII.

II. PREVIOUS RESEARCH

Different techniques such as; merged delay transformation [1-2], genetic algorithm [3-5], evolutionary algorithm [6], delay path Un-equalization [7], carry-look-ahead logic [8], etc. have been used and implemented to design digital circuits having low power dissipation, minimum delay and to achieve maximum throughput in minimum response time. Techniques include pass-transistor logic CMOS process technology, adiabatic static CMOS logic, reversible logic, etc. Multiplier using Pass transistors logic technique is one which uses a reduced number of transistors and offers small node capacitances which produces minimum delay and increase the speed of the circuit. Multipliers having reversible logic have reduced power dissipation. Multipliers' having adiabatic static CMOS logic produce minimum heat while transferring the charges.

III. PROPOSED RESEARCH

In the proposed research, a modified circuit of the 4*4 multiplier is proposed. This multiplier circuit is based on the optimized full adder which uses 12 transistors i.e., 12T. The design of full adder is hybrid i.e., the design consists of two techniques, pass-transistor logic, and CMOS process technology. Full adder and a half adder as the building block of the circuit have low propagation delay and low power delay product. The power and delay of this full adder are low as compared to other previous designed full adders. This ultimately results in the formulation of multipliers having low propagation delay and minimum power dissipation.

A. DADDA TREE ALGORITHM

Different algorithms have been proposed to decrease the propagation delay during the addition of the partial products generated by AND Gate. One of the most efficient algorithms is Dadda algorithm. The proposed 4*4 multiplier has a total of 16 partial products, so, the height of the tree is four as shown Fig. 1. Dadda Algorithm has been applied for the purpose to reduce the height of the tree from four to two. If we do not apply Dadda algorithm, then we must have to wait for the previous stage to simulate it, because, the next stage uses the carry of the previous stage which will increase the propagation delay. For this simple technique, we have to use the ripple carry adder, it also consumes less power, but the delay is significantly high. To reduce the overall propagation delay of the multiplier Dadda algorithm has been applied.

This is the best technique for reduction in the delay of the overall multiplier design because, at the start, it does not depend on the previous stage. Therefore, the first stage will be implemented without depending on any other stage. First, we have arranged our partial products to make a tree as shown in Fig. 1. These partial products are generated by the AND gate.

^{1,*} Department of Electrical Engineering, Syed Babar Ali School of Science and Engineering, Lahore University of Management Sciences (LUMS), Lahore, Pakistan; Email; hussnainriaz8@gmail.com

 $^{1^*}$ Department of Electrical Engineering, COMSATS Institute of Information Technology Wah Cantt, Pakistan;

² Department of Electrical & Electronics Engineering, Faculty of Engineering, Sakarya University, Turkey;

The height of this tree is 4 as the proposed design is the 4-bit multiplier.

B. STAGES OF DADDA ALGORITHM

The objective is to reduce the height of the tree from four to two. Therefore, building blocks have been used in such a way to reduce the tree height from four to three after the completion of first Dadda stage and then from three to two after the completion of the second Dadda Stage. Furthermore, the two Dadda stages are used to reduce this tree. The first and second Dadda stages are shown in Fig. 2 and Fig. 3, respectively.




Figure 1: 4 × 4 Multiplications.




Figure 2: First Dadda Stage




Figure 3: Second Dadda Stage




Figure 4: Last Dadda Stage

For a 4*4 tree reduction, stages are as given below

- i. First stage with a height of four.
- ii. Second stage with a height of three.
- iii. Finally, the third stage with a height of two.

C. ALGORITHM IMPLEMENTATION

We apply the Dadda algorithm on this tree to reduce the height of the tree. At the first stage: tree has a height of 4 which we need to reduce by using full adders and half adders. Hence, we have applied a full adder on the 4th column to reduce its height also we have applied half adder on the 2nd column and two more full adders on the 3rd and 5th column to adjust the tree height to 3. Now these HA and FA are working in parallel and no one is dependent on the previous stage. Figure 3 and 4 shows the more tree reduction and in the final stage, we have used a ripple carry adder. The count of the half adder and full adder used in the Dadda stages are given by these formulas

Half adder = H-1 Full adder = H2-4H+5

IV. BLOCK DIAGRAM

THE BLOCK DIAGRAM OF OUR PROPOSED MULTIPLIER IS SHOWN IN FIG. 5.




Figure 5: Block Diagram of the proposed Multiplier

The working stages of the proposed model are as follows:

- In the first step, 16 partial products are generated using AND gate.
- In the second step, the height of the tree is reduced using Dadda stage using one-half adder (HA) and three full adders (FA).
- 3. In the third step, the reduction is done by two half adders and two full adders.
- At last stage of Dadda, we have used a ripple carry adder.
- 5. Finally, results are passed through the buffer to make the output voltages better (smooth).

V. BUILDING BLOCKS OF PROPOSED MULTIPLIER

THE BLOCKS THAT ARE USED IN THE PROPOSED DESIGN OF MULTIPLIER ARE AS UNDER:

A. AND GATE

The proposed model has AND gate for the multiplication of 4*4 multiplier. Consequently, for the 4*4 multiplication, a total of 16 products are generated. Therefore, it has used 16 AND gates for multiplication. The schematic of the AND gate is shown in Fig. 6 while its behavior at different frequencies is shown in table 1. The average dynamic power of AND gate at 5GHz is $7.65\mu W$ with a delay of 0.05 nS. The graphical representation of Power delay product (PDP) of AND gate at different frequencies is shown in Fig.7.




Figure 6: Two input AND gate.

Frequency(GHz)	Power(µW)	Delay(nS)	PDP (fj)
1	1.51	0.034	0.05
2	3.05	0.029	0.08
5	7.65	0.05	0.38

Table 1: AND Gate behavior at different frequencies.




Figure 7: Graphical representation of Power delay product of two input AND gate.

B. FULL ADDER

A full adder is a major block in the multiplier. In proposed model Full adder has been modified in order to produce minimum propagation delay and less power dissipation of the circuit, so, that it can further be used to design multiplier having optimized parameters including Power, delay, and less layout area. Proposed modified XOR module in the Full adder is composed of four transistors. The schematic of the proposed XOR module is shown in Fig. 8. We have inverted one input i.e., B input because the B and B' will be used in the next two transistors. We have cascaded a PMOS with NMOS while applying the second input A to the gate terminal of both PMOS and NMOS and instead of connecting the source of the PMOS to Vdd we connected it to the first input B, similarly we have connected the source of the NMOS to the inverted first input i.e., B', which constitutes XOR module. The equation of the XOR module is:

XOR = A'B + AB'




Figure 8: Proposed XOR Module




Figure 9: XNOR Module

The XNOR module is shown in Fig.9 by just inverting the output of the XOR module. The equation of the XNOR module is:

XNOR = AB + A'B'

We have inverted this, because, it will be used in the formation of the second XOR module that will generate the Sum of the Full adder. As described above, in that case, we have connected the PMOS source to the XOR module output, while that of NMOS source to the XNOR output. For the generation of carrying we have used two pass transistors. On one pass transistor, we have applied an input C while on the second pass transistor we have applied an input B. The schematic of the full adder is shown in Fig. 10 while its behavior at different frequencies is shown in table 2. The average dynamic power of Full adder at 3GHz is $17.5~\mu$ W with a delay of 0.02~nS.

The equation for the full adder is:

 $Sum = A \oplus B \oplus C Carry = AB + BC + AC$

The carry equation if further reduced to If A=B then Carry=A else Carry=C




Figure 10: Proposed Full Adder

Frequency(GHz)	Power(µW)	Delay(nS)	PDP (fj)
1	12.96	0.03	0.38
2	15.21	0.02	0.304
3	17.5	0.02	0.35

Table 2: Full Adder behavior at different frequencies

It can be easily shown from the above table that proposed full adder is consuming less power as well as the delay of the proposed full adder is less. The graphical representation of PDP of the full adder at different frequencies is shown in Fig. 11




Figure 11: Graphical representation of Power delay product of Full Adder

C. HALF ADDER

A half adder is another building block of the multiplier. We used total four half adders in the multiplier design. The schematic of the half adder is shown in Fig. 10, while its behavior at different frequencies is shown in table 3. The average dynamic power of half adder at 3GHz is 9.66μ W with a delay of 0.03 nS. The graphical representation of PDP of Half adder at different frequencies is shown in Fig. 13.




Figure 12: Half Adder

0				
Frequency(GHz)	Power(µW)	Delay(nS)	PDP (fj)	
1	3.18	0.05	0.159	
2	6.38	0.04	0.255	
3	9.66	0.03	0.289	

Table 3: Behavior of half adders at different frequencies




Figure 13: Graphical representation of Power delay product of Half Adder

D. BUFFER

The buffer is an amplifier having unity gain. The main function of the buffer is to provide drive capability to pass signals to the final stage. Voltage buffer is used to increase the available current for the circuits having low impedance while retaining the voltage level. On the other hand, current buffers keep the current same and drive the high impedance inputs at higher voltage levels. The average dynamic power of buffer at 3GHz is $6.877\mu W$ with a delay of 0.03 nS.




Figure 14: Buffer

VI. RESULTS

For the proposed 4*4 multiplier the inputs A3, A2, A1, A0, B3, B2, B1, and B0 are pulses varying from 0 to 1. The operating frequency of the proposed multiplier is 3.84GHz. The comparison of the proposed multiplier with another multiplier is shown in Table.4.

Desi	Technique	Del	Fr	Dyna	Static Power	PDP
gn		ay	eq	mic	A=1111	(fJ)
	Adder Multiplier	(ns)	(G	Powe	A=0000	
	Adder Multiplier		Hz	r	B=1111	
)	(µW)	B=0000	
					(mW)	
					(µW)	
Prop		0.0	3.8	184.3	0.015	16.58
osed	Hybrid Dadda	9	4		27.29	7
	Algorithm					
[8]		0.2	3.8	623	1.034	241.8
	Reduced Dadda	620	1		59.6	26
5.63	Sp-D3Lsum Algorithm			4400	4.00	222 (
[6]	Sp-D3Lsum Dadda	0.2	3.3	1100	1.287	323.6
	Sp-D3Lsum Dadda Algorithm	942	9		1.04	2
[9]	CMOS Row by	0.6	1.5	784	1.054 79	500.1
	Passing	379	6			14

Table 4: Multiplier Behaviour at different Frequencies

Fig. 15 and Fig. 16 shows the dynamic power and power delay product comparison of the proposed multiplier with other multiplier designs. It is also shown from the graphical representation that the proposed designed is better in terms of power and PDP. Fig. 17 shows the zoomed portion of the layout of the proposed multiplier. The layout is designed using DSCH 2.6c and Micro wind 2.6a. The layout is verified using the Verilog file generated by the DSCH for the proposed multiplier.




Figure 15: Graphical representation of Dynamic Power of different Multipliers




Figure 16: Graphical representation of Power delay product of different Multipliers




Figure 17: Graphical representation of Dynamic Power of different Multipliers

VII. CONCLUSION

The proposed model having high speed, low latency and minimum delay are being designed which has two modified circuits in it. One is hybrid full adder which has been designed by Pass transistor logic and CMOS process technology. Hybrid full adder has low propagation delay by which maximum throughput can be achieved in minimum response time. A high-speed 4*4 multiplier has been designed using the hybrid Full adder as its building block and Dadda Algorithm has been applied to achieve this. The proposed 4*4 multiplier operates at a frequency of 3.84 GHz and has an average dynamic power of 181.8 µW with a delay of 0.09 nS which is higher as compared to existing multiplier designs. Multiplier having low latency, minimum power dissipation and less layout area have been designed by the proposed model.

REFERENCES

- Zain Shabbir, Anas Razzaq Ghumman, Shabbir Majeed Chaudhry, A Reduced-sp-D3Lsum Adder-Based High Frequency 4 × 4 Bit Multiplier Using Dadda Algorithm, Springer Science+Business Media New York 2015.
- [2] Design of high-speed carry saves adder using carry lookahead adder. Available from: https://www.researchgate.net/publication/301407573_Design_of_high_speed_carry_save_adder_using_carry_lookahead_adder [accessed Sep 22, 2017].
- [3] S. Z. Naqvi, S. Z. Hassan and T. Kamal, "A power consumption and area improved design of IIR decimation filters via MDT," 2016 International Conference on Intelligent Systems Engineering (ICISE), Islamabad, 2016, pp. 146-151. doi: 10.1109/INTELSE.2016.7475111
- [4] A. Mukhtar, H. Jamal and U. Farooq, "An area efficient interpolation filter for digital audio applications," in IEEE Transactions on Consumer Electronics, vol. 55, no. 2, pp. 768-772, May 2009. doi: 10.1109/TCE.2009.5174452
- [5] Stephen P. Boyd, Seung-Jean Kim, Dinesh D. Patil, Mark A. Horowitz, Digital Circuit Optimization via Geometric Programming, Operations Research, v.53 n.6, p.899-932, November-December 2005 [doi>10.1287/opre.1050.0254]
- [6] P. Prem Kumar, K. Duraiswamy, and A. Jose Anand, "An optimized device sizing of analog circuits using genetic algorithm," European Journal of Scientific Research, vol. 69, no. 3, pp. 441–448, 2012.

- [7] Revna Acar Vural, Member, IEEE, Burcu Erkmen, Member, IEEE, Ufuk Bozkurt, Tulay Yildirim, Member, IEEE, "CMOS Differential Amplifier Area Optimization with Evolutionary Algorithms," Proceedings of the World Congress on Engineering and Computer Science 2013 Vol II WCECS 2013, 23-25 October, 2013, San Francisco, USA.
- [8] Jorge Juan Chico, Enrico Macii, book chapter 17, "Power-Consumption Reduction in Asynchronous Circuits Using Delay Path Unequalization, page (151-160)", 13th International Workshop, PATMOS 2003 Turin, Italy, September 10-12, 2003, Proceedings.
- [9] Raminder Preet Pal Singh, Parveen Kumar, Balwinder Singh, "Performance Analysis of 32 bit Array Multiplier with Carrying Save Adder and with Carry Look ahead adder", in International Journal of Recent Trends in Engineering, Vol 2, No. 6, November 2009
- [10] B. Eghbalkhah, B. Afzal, and A. Afzali-Kusha, "Speed improvement algorithm for 16×16 multipliers using sizing optimization," 2007 International Conference on Design & Technology of Integrated Systems in Nanoscale Era, Rabat, 2007, pp. 98-101. doi: 10.1109/DTIS.2007.4449500
- [11] Prashant D. Pawale, Venkat N Ghodke, High-speed Vedic multiplier design and implementation on FPGA, IJAR 2015(Pune, India).
- [12] M. Aguirre-Hernandez, M. Linares-Aranda, CMOS full-adders for energy-efficient arithmetic applications.IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 19(4), 718–721 (2011).
- [13] V. Kayathri, C. Kumar, P. Mari Muthu, N. Naveen Kumar, POWER REDUCTION IN FULL ADDER USING NEW HYBRID LOGIC, International Journal of Current Research and Modern Education (IJCRME)2016, (Coimbatore, Tamilnadu).
- [14] M. Nisha Angeline, S. Valarmathy, Implementation of N-Bit BinaryMultiplication Using N – 1 Bit Multiplication Based on Nikhilam Sutra and Karatsuba Principles Using Complement Method, Scientific research publishing2016,(Sathyamangalam, India).
- [15] Dursun Baran, Mustafa Aktan, Vojin G. Oklobdzija, Multiplier Structures for Low Power Applications in Deep-CMO.
- [16] M. Margala, S. Purohit, Investigating the impact of logic and circuit implementation on full adder performance. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 20(7), 1327–1331 (2012).
- [17] M.B. Damle, Dr. S. S. Limaye (2012), "Low-power Full Adder array-based Multiplier with Domino Logic", International Journal of Advance Research in Computer Engineering &Technology, Vol.1, Issue 4, June 2012, ISSN:2278-132.
- [18] K. Kuo, C. Chou, Low power and high-speed multiplier design with row bypassing and parallel architecture. Microelectron. J. 41, 639–650 (2010).
- [19] Y.Berg, M. Azadmehr,"Novel ultra low-voltage and high-speed CMOS pass transistor logic", Proceedings of the IEEE, Faible Tension Faible Consommation (FTFC), Paris, 2012.
- [20] A.Daniel Raj, S.Vijayalakshmi, P.Sathyamoorthy, "Efficient Design of 4-bit array multiplier using GDI low power cell", International Journal of Computer Technology and Electronics Engineering (IJCTEE), Volume 2, Issue 6, PP-47-51, December 2012.
- [21] Radhakrishnan, D., and A. P. Preethy. "Low power CMOS pass logic 4-2 compressor for high-speed multiplication." Circuits and Systems, 2000. Proceedings of the 43rd IEEE Midwest Symposium on. Vol. 3. IEEE, 2000.