# CS4100: Computer System Design A Simple Implementation of MIPS ISA



#### Madhu Mutyam

PACE Laboratory
Department of Computer Science and Engineering
Indian Institute of Technology Madras





► Instruction fetch cycle (IF)

```
IR \leftarrow Mem[PC];
NPC \leftarrow PC + 4;
```



► Instruction fetch cycle (IF)

```
IR \leftarrow Mem[PC];
NPC \leftarrow PC + 4;
```

► Instruction decode/register fetch cycle (ID)

```
A ← Regs[rs];
B ← Regs[rt];
Imm ← Sign-extended immediate field of IR;
```



► Instruction fetch cycle (IF)

```
IR \leftarrow Mem[PC];
NPC \leftarrow PC + 4;
```

► Instruction decode/register fetch cycle (ID)

```
A ← Regs[rs];
B ← Regs[rt];
Imm ← Sign-extended immediate field of IR;
```

- ► Execution/effective address cycle (EX)
  - ▶ Memory reference: ALUOutput ← A + Imm;
  - ▶ Register-register ALU instruction: ALUOutput  $\leftarrow$  A Op B;
  - ▶ Register-immediate ALU instruction: ALUOutput  $\leftarrow$  A  $\mathit{Op}$  Imm;
  - ▶ Branch instruction: ALUOutput  $\leftarrow$  NPC + (Imm << 2); Cond  $\leftarrow$  (A == 0);



## A Simple Implementation of MIPS (Contd)

- ► Memory access/branch completion cycle (MEM)
  - ▶ PC ← NPC;
  - Memory reference: LMD ← Mem[ALUOutput] or Mem[ALUOutput] ← B;
  - ▶ Branch instruction: if (Cond) PC ← ALUOutput;




#### A Simple Implementation of MIPS (Contd)

- ► Memory access/branch completion cycle (MEM)
  - ▶ PC ← NPC;
  - Memory reference: LMD ← Mem[ALUOutput] or Mem[ALUOutput] ← B;
  - ▶ Branch instruction: if (Cond) PC ← ALUOutput;
- ► Write-back cycle (WB)
  - ► Register-register ALU instruction: Regs[rd] ← ALUOutput;
  - ▶ Register-immediate ALU instruction: Regs[rt]  $\leftarrow$  ALUOutput;
  - ▶ Load instruction: Regs[rt] ← LMD;


































## The MIPS Pipelined Data Path
































































## Dealing with Branches in the MIPS Pipeline



## Dealing with Branches in the MIPS Pipeline






## Implementing Operand Forwarding in the MIPS Pipeline



## Implementing Operand Forwarding in the MIPS Pipeline





## Thank You

