
Quad 2-Input NAND Gates with Open-Collector Outputs

Connection Diagram



Function Table

Inp	uts	Output	
Α	В	Y	
L	L	Н	
L	н	н	
Н	L	Н	
Н	н	L	


--

H = HIGH Logic Level L = LOW Logic Level

DM74LS09

Quad 2-Input AND Gates with Open-Collector Outputs

Connection Diagram



Function Table

Inputs Output

A B Y

L L L

L H L

H L


H H H

Y = AB

H = HIGH Logic Level L = LOW Logic Level

Triple 3-Input AND Gate

Connection Diagram



Function Table

Y = ABC

	Inputs		
Α	В	С	Y
Х	Х	L	L
X	L	X	L
L	x	X	L
Н	н	Н	Н

H = HIGH Logic Level


L = LOW Logic Level

X = Either LOW or HIGH Logic Level

DM74LS05

Hex Inverters with Open-Collector Outputs

Connection Diagram



Function Table

		_
Υ	=	A


Input	Output
Α	Y
L	Н
н	L

H = HIGH Logic Level

L = LOW Logic Level

Triple 3-Input NAND Gate

Connection Diagram



Function Table

Inputs			Output
Α	В	С	Υ
Х	Х	L	Н
X	L	X	Н
L	X	X	Н
Н	н	Н	L
	X X L H	A B X X X X L L X	A B C X X L X L X L X X

H = HIGH Logic Level


L = LOW Logic Level

X = Either LOW or HIGH Logic Level

DM74LS27

Triple 3-Input NOR Gate

Connection Diagram



Function Table

$$Y = A + B + C$$

Γ	Inputs			Output
	Α	В	С	Y
	L	L	L	Н
	X	X	н	L
	X	н	×	L
	н	X	x	L


H = HIGH Logic Level

L = LOW Logic Level

X = Either LOW or HIGH Logic Level

54LS21/DM54LS21/DM74LS21 Dual 4-Input AND Gates

Connection Diagram



Order Number 54LS21DMQB, 54LS21FMQB, 54LS21LMQB, DM54LS21J, DM54LS21W, DM74LS21M or DM74LS21N See NS Package Number E20A, J14A, M14A, N14A or W14B TL/F/6356-1

Function Table

Y = ABCD

	Inp	Output		
Α	В	С	D	Υ
Х	X	Х	L	L
X	X	L	x	L
X	L	X	X	L
L	X	X	X	L
Н	Н	н	н	Н


H = High Logic Level

L = Low Logic Level

V = Either I ow or High I agic I avel

DM74LS20 Dual 4-Input NAND Gate

Connection Diagram



Function Table

 $Y = \overline{ABCD}$

	Inputs				
Α	В	С	D	Y	
Х	Х	Х	L	Н	
X	X	L	X	Н	
X	L	X	X	н	
L	X	X	X	н	
Н	Н	Н	н	L	


H = HIGH Logic Level

L = LOW Logic Level

X = Either LOW or HIGH Logic Level

Quad 2-Input OR Gate

Connection Diagram



Function Table

Y = A + B


Inputs		Output
Α	В	Y
L	L	L
L	н	н
Н	L	н
Н	н	н

H = HIGH Logic Level

L = LOW Logic Level

DM74LS02 - 4 x NOR2

Connection Diagram



Function Table


v	_	^		
•	_	~	τ	В

Inputs		Output
Α	В	Y
L	L	Н
L	Н	L
Н	L	L
Н	н	L

H = HIGH Logic Level L = LOW Logic Level

1-of-8 Line Data Selector/Multiplexer

Connection Diagram



Truth Table

	Inputs				puts
	Select		Strobe	v	w
С	В	Α	s		**
X	Х	Х	Н	L	Н
L	L	L	L	D0	D0
L	L	Н	L	D1	D1
L	Н	L	L	D2	D2
L	Н	Н	L	D3	D3
Н	L	L	L	D4	D4
Н	L	Н	L	D5	D5
Н	Н	L	L	D6	D6
Н	Н	Н	L	D7	D7

H = HIGH Level

L = LOW Level


X = Don't Care

D0, D1...D7 = the level of the respective D input



54LS42/DM54LS42/DM74LS42 BCD/Decimal Decoders

Connection Diagram



TL/F/6365-1

Order Number 54LS42DMQB, 54LS42FMQB, DM54LS42J, DM54LS42W, DM74LS42M or DM74LS42N See NS Package Number J16A, M16A, N16E or W16A

Function Table


No.	BCD Inputs			Decimal Outputs										
	D	С	В	Α	0	1	2	3	4	5	6	7	8	9
0	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н
1	L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н
2	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н
3	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н
4	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н	Н	Н
5	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
6	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н
7	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н
8	Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	L	Н
9	Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
1														
N	Н	L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
V	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
A	Н	Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Ĺ	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
ī	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
D	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н

H = High Level

L = Low Level

DM54180/DM74180 9-Bit Parity Generators/Checkers

Connection Diagram



Order Number DM54180J, DM54180W or DM74180N See NS Package Number J14A, N14A or W14B

TL/F/6559-1


Function Table

ı	Outputs				
Σ of H's at A thru H	Even	Odd	Σ Even	Σ Odd	
Even	н	L	н	L	
Odd	н	L	L	Н	
Even	L	н	L	н	
Odd	L	н	н	L	
Х	н	н	L	L	
Х	L	L	н	н	

 $H = High \ Level, \ L = Low \ Level, \ X = Don't \ Care$

DM74LS283 4-Bit Binary Adders with Fast Carry

Connection Diagram




Order Number 54LS283DMQB, 54LS283FMQB, 54LS283LMQB, DM54LS283J, DM54LS283W, DM74LS283M or DM74LS283N See Package Number E20A, J16A, M16A, N16E or W16A

DM54148 Priority Encoder

Connection Diagram

Dual-In-Line Package



TL/F/6545-1

Order Number DM54148J or DM54148W See NS Package Number J16A or W16A

Function Table


DM54148

	Inputs								(Output	5		
E1	0	1	2	3	4	5	6	7	A2	A 1	A0	GS	E0
Н	Х	Х	Х	Х	Х	Х	Х	Х	Н	Н	Н	Н	Н
L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
L	Х	X	X	X	X	X	X	L	L	L	L	L	Н
L	Х	X	X	X	X	X	L	Н	L	L	Н	L	Н
L	Х	X	X	X	X	L	Н	Н	L	Н	L	L	Н
L	X	X	X	X	L	Н	Н	Н	L	Н	Н	L	Н
L	Х	X	X	L	Н	Н	Н	Н	Н	L	L	L	Н
L	Х	X	L	Н	Н	Н	Н	Н	Н	L	Н	L	Н
L	Х	L	Н	Н	H	Н	Н	Н	Н	Н	L	L	Н
L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н

DM74LS73A

Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs

Connection Diagram



Order Number DM54LS73AJ, DM54LS73AW, DM74LS73AM or DM74LS73AN See Package Number J14A, M14A, N14A or W14B

Function Table

	Input	Out	puts			
CLR	CLK	J	к	Q	Q	
L	Х	X	×	L	Н	
н	. ↓	L	L	Q _o	\overline{Q}_0	
Н	↓ ↓	н	L	Н	L	
Н	↓	L	н	L	Н	
Н	↓	н	н	Toggle		
ы	ш	- V	- V	_	_	


H = High Logic Level L = Low Logic Level X = Either Low or High Logic Level

 $[\]downarrow$ = Negative going edge of pulse. Q_0 = The output logic level before the indicated input conditions were established. Toggle = Each output changes to the complement of its previous level on each falling edge of the clock pulse.


DM74LS157/DM74LS158

Quad 2-Line to 1-Line Data Selectors/Multiplexers

Connection Diagrams



Order Number 54LS157DMQB, 54LS157FMQB, 54LS157LMQB, DM54LS157U, DM54LS157W, DM74LS157M or DM74LS157N See Package Number E20A, J16A, M16A, N16E or W16A



Order Number 54LS158DMQB, 54LS158FMQB, 54LS158LMQB, DM54LS158J, DM54LS158W, DM74LS158M or DM74LS158N See Package Number E20A, J16A, M16A, N16E or W16A


Function Table

	Inputs	Output Y			
Strobe	Select	LS157	LS158		
Н	Х	Х	Х	L	Н
L	L	L	X	L	н
L	L	Н	X	Н	L
L	н	Х	L	L	н
L	н	Х	Н	Н	L

DM74LS74A

Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

Connection Diagram



Function Table

	Inp	uts	Out	Outputs		
PR	CLR	CLK	D	Q	ā	
L	Н	Х	Х	Н	L	
н	L	X	Х	L	Н	
L	L	Х	X	H (Note 1)	H (Note 1)	
н	н	1	н	Н	L	
н	Н	1	L	L	Н	
Н	Н	L	X	Q ₀	\overline{Q}_0	

H = HIGH Logic Level

X = Either LOW or HIGH Logic Level

L = LOW Logic Level

↑ = Positive-going Transition


Q₀ = The output logic level of Q before the indicated input conditions were

Note 1: This configuration is nonstable; that is, it will not persist when either the preset and/or clear inputs return to their inactive (HIGH) level.

DM7476

Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs

Connection Diagram



Order Number 5476DMQB, 5476FMQB, DM5476J, DM5476W or DM7476N See Package Number J16A, N16E or W16A

Function Table

	- 1	nputs	Outputs				
PR	CLR	CLK	J	K	Q	Q	
L	Н	Х	Х	Х	Н	L	
Н	L	X	X	X	L	н	
L	L	X	X	X	Н	Н	
					(Note 1)	(Note 1)	
Н	н	~	L	L	Qo	\overline{Q}_{o}	
Н	Н	~	Н	L	Н	L	
Н	Н	~	L	Н	L	н	
Н	Н	不	Н	Н	Toggle		


H = High Logic Level

Note 1: This configuration is nonstable; that is, it will not persist when the preset and/or clear inputs return to their inactive (high) level.

54LS160A/DM74LS160A, 54LS162A/DM74LS162A Synchronous Presettable BCD Decade Counters

Connection Diagram

Dual-In-Line Package



L = Low Logic Level

X = Either Low or High Logic Level


n = Positive pulse data. The J and K inputs must be held constant while the clock is high. Data is transferred to the outputs on the falling edge of the clock pulse.

Q₀ = The output logic level before the indicated input conditions were established

Toggle = Each output changes to the complement of its previous level on each complete active high level clock pulse.


DM74LS161A/DM74LS163A Synchronous 4-Bit Binary Counters

Connection Diagram



DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

Connection Diagram



DM74LS194A

4-Bit Bidirectional Universal Shift Register

Connection Diagram

