Yosys Open SYnthesis Suite

Clifford Wolf

http://www.clifford.at/yosys/

June 29, 2014

Abstract

Yosys is the first full-featured open source software for Verilog HDL synthesis. It supports most of Verilog-2005 and is well tested with real-world designs from the ASIC and FPGA world.

Learn how to use Yosys to create your own custom synthesis flows and discover why open source HDL synthesis is important for researchers, hobbyists, educators and engineers alike.

This presentation covers basic concepts of Yosys, writing synthesis scripts for a wide range of applications, creating Yosys scripts for various non-synthesis applications (such as formal equivialence checking) and writing extensions to Yosys using the C++ API.

About me

Hi! I'm Clifford Wolf.

I like writing open source software. For example:

- Yosys
- OpenSCAD (now maintained by Marius Kintel)
- SPL (a not very popular scripting language)
- EmbedVM (a very simple colipler+vm for 8 bit micros)
- Lib(X)SVF (a library to play SVF/XSVF files over JTAG, used at LHC)
- ROCK Linux (inactive since 2010)

What do I do for a living? Ask me off the record..

Outline

Yosys is an Open Source Verilog synthesis tool, and more.

Outline of this presentation:

- Introduction to the field and Yosys
- Yosys by example: synthesis
- Yosys by example: advanced synthesis
- Yosys by example: beyond synthesis
- Writing Yosys extensions in C++

Section 2

Introduction to Yosys

- System Level
- High Level
- Behavioral Level
- Register-Transfer Level (RTL)
- Logical Gate Level
- Physical Gate Level
- Switch Level

Definition: System Level

Overall view of the circuit. E.g. block-diagrams or instruction-set architecture descriptions.

- System Level
- High Level
- Behavioral Level
- Register-Transfer Level (RTL)
- Logical Gate Level
- Physical Gate Level
- Switch Level

Definition: High Level

Functional implementation of circuit in high-level programming language (C, C++, SystemC, Matlab, Python, etc.).

- System Level
- High Level
- Behavioral Level
- Register-Transfer Level (RTL)
- Logical Gate Level
- Physical Gate Level
- Switch Level

Definition: Behavioral Level

Cycle-accurate description of circuit in hardware description language (Verilog, VHDL, etc.).

- System Level
- High Level
- Behavioral Level
- Register-Transfer Level (RTL)
- Logical Gate Level
- Physical Gate Level
- Switch Level

Definition: Register-Transfer Level (RTL)

List of registers (flip-flops) and logic functions that calculate the next state from the previous one. Usually a netlist utilizing high-level cells such as adders, multiplieres, multiplexer, etc.

- System Level
- High Level
- Behavioral Level
- Register-Transfer Level (RTL)
- Logical Gate Level
- Physical Gate Level
- Switch Level

Definition: Logical Gate Level

Netlist of single-bit registers and basic logic gates (such as AND, OR, NOT, etc.). Popular form: And-Inverter-Graphs (AIGs) with pairs of primary inputs and outputs for each register bit.

- System Level
- High Level
- Behavioral Level
- Register-Transfer Level (RTL)
- Logical Gate Level
- Physical Gate Level
- Switch Level

Definition: Physical Gate Level

Netlist of cells that actually are available on the target architecture (such as CMOS gates in an ASCI or LUTs in an FPGA). Optimized for area, power, and/or speed (static timing or number of logic levels).


- System Level
- High Level
- Behavioral Level
- Register-Transfer Level (RTL)
- Logical Gate Level
- Physical Gate Level
- Switch Level

Definition: Switch Level

Netlist of individual transistors.

Digital Circuit Synthesis

Synthesis Tools (such as Yosys) can transform HDL code to circuits:



What Yosys can and can't do

Things Yosys can do:

- Read and process (most of) modern Verilog-2005 code.
- Perform all kinds of operations on netlist (RTL, Logic, Gate).
- Perform logic optimizations and gate mapping with ABC¹.

Things Yosys can't do:

- \bullet Process high-level languages such as C/C++/SystemC.
- Create physical layouts (place&route).

A typical flow combines Yosys with with a low-level implementation tool, such as Qflow^2 for ASIC designs.

¹http://www.eecs.berkeley.edu/~alanmi/abc/


²http://opencircuitdesign.com/qflow/

Yosys Data- and Control-Flow


A (usually short) synthesis script controlls Yosys.

This scripts contain three types of commands:

- Frontends, that read input files (usually Verilog).
- Passes, that perform transformations on the design in memory.
- Backends, that write the design in memory to a file (various formats are available: Verilog, BLIF, EDIF, SPICE, BTOR, ...).



Program Components and Data Formats



Example Project

The following slides cover an example project. This project contains three files:

- A simple ASIC synthesis script
- A digital design written in Verilog
- A simple CMOS cell library

Direct link to the files:

```
# read design # mapping flip-flops to mycells.lib

read_verilog counter.v
hierarchy -check -top counter

# the high-level stuff abc -liberty mycells.lib
proc; opt; memory; opt; fsm; opt
# mapping to internal cell library clean
techmap; opt # write synthesized design
write verilog synth.v
```

Command: read_verilog counter.v

Read Verilog source file and convert to internal representation.

```
read_verilog counter.v
hierarchy -check -top counter
# the high-level stuff
proc; opt; memory; opt; fsm; opt
# mapping to internal cell library
techmap; opt
```

read design

```
# mapping flip-flops to mycells.lib
dfflibmap -liberty mycells.lib
# mapping logic to mycells.lib
abc -liberty mycells.lib
# cleanup
clean
# write synthesized design
write verilog synth.y
```

Command: hierarchy -check -top counter

Elaborate the design hierarchy. Should always be the first command after reading the design. Can re-run AST front-end.

```
# read design # mapping flip-flops to mycells.lib
read_verilog counter.v dfflibmap -liberty mycells.lib
hierarchy -check -top counter # mapping logic to mycells.lib

# the high-level stuff abc -liberty mycells.lib

proc; opt; memory; opt; fsm; opt # cleanup
# mapping to internal cell library clean
techmap; opt # write synthesized design
write verilog synth.v
```

Command: proc

Convert "processes" (the internal representation of behavioral Verilog code) into multiplexers and registers.

```
# read design # mapping flip-flops to mycells.lib
read_verilog counter.v dfflibmap -liberty mycells.lib
hierarchy -check -top counter # mapping logic to mycells.lib

# the high-level stuff abc -liberty mycells.lib
proc; opt; memory; opt; fsm; opt # cleanup
# mapping to internal cell library clean
techmap; opt # write synthesized design
write verilog synth.v
```

Command: opt

Perform some basic optimizations and cleanups.

```
# read design # mapping flip-flops to mycells.lib
read_verilog counter.v dfflibmap -liberty mycells.lib
hierarchy -check -top counter # mapping logic to mycells.lib

# the high-level stuff abc -liberty mycells.lib
proc; opt; memory; opt; fsm; opt # cleanup
# mapping to internal cell library clean
techmap; opt # write synthesized design
write verilog synth.v
```

Command: memory

Analyze memories and create circuits to implement them.

Command: opt

Perform some basic optimizations and cleanups.

```
# read design # mapping flip-flops to mycells.lib
read_verilog counter.v dfflibmap -liberty mycells.lib
hierarchy -check -top counter # mapping logic to mycells.lib

# the high-level stuff abc -liberty mycells.lib
proc; opt; memory; opt; fsm; opt # cleanup
# mapping to internal cell library techmap; opt # write synthesized design
write verilog synth.v
```

Command: fsm

Analyze and optimize finite state machines.

```
# read design # mapping flip-flops to mycells.lib
read_verilog counter.v dfflibmap -liberty mycells.lib
hierarchy -check -top counter # mapping logic to mycells.lib

# the high-level stuff abc -liberty mycells.lib
proc; opt; memory; opt; fsm; opt # cleanup
# mapping to internal cell library clean
techmap; opt # write synthesized design
write verilog synth.v
```

Command: opt

Perform some basic optimizations and cleanups.

```
# read design # mapping flip-flops to mycells.lib
read_verilog counter.v dfflibmap -liberty mycells.lib
hierarchy -check -top counter # mapping logic to mycells.lib

# the high-level stuff abc -liberty mycells.lib
proc; opt; memory; opt; fsm; opt # cleanup
# mapping to internal cell library clean
techmap; opt # write synthesized design
write verilog synth.v
```

Command: techmap

Map coarse-grain RTL cells (adders, etc.) to fine-grain logic gates (AND, OR, NOT, etc.).

```
# read design # mapping flip-flops to mycells.lib
read_verilog counter.v dfflibmap -liberty mycells.lib
hierarchy -check -top counter # mapping logic to mycells.lib

# the high-level stuff abc -liberty mycells.lib
proc; opt; memory; opt; fsm; opt # cleanup
# mapping to internal cell library clean
techmap; opt # write synthesized design
write verilog synth.v
```

Command: opt

Perform some basic optimizations and cleanups.

```
# read design # mapping flip-flops to mycells.lib
read_verilog counter.v dfflibmap -liberty mycells.lib
hierarchy -check -top counter # mapping logic to mycells.lib
# the high-level stuff abc -liberty mycells.lib
proc; opt; memory; opt; fsm; opt # cleanup
# mapping to internal cell library techmap; opt # write synthesized design
write verilog synth.v
```

Command: dfflibmap -liberty mycells.lib

Map registers to available hardware flip-flops.

```
# read design # mapping flip-flops to mycells.lib
read_verilog counter.v dfflibmap -liberty mycells.lib
hierarchy -check -top counter # mapping logic to mycells.lib

# the high-level stuff abc -liberty mycells.lib
proc; opt; memory; opt; fsm; opt # cleanup
# mapping to internal cell library clean
techmap; opt # write synthesized design
write verilog synth.v
```

Command: abc -liberty mycells.lib

Map logic to available hardware gates.

```
# read design
read_verilog counter.v
hierarchy -check -top counter
# the high-level stuff
proc; opt; memory; opt; fsm; opt
# mapping to internal cell library
techmap; opt
```

```
# mapping flip-flops to mycells.lib
dfflibmap -liberty mycells.lib
# mapping logic to mycells.lib
abc -liberty mycells.lib
# cleanup
clean
# write synthesized design
```

write verilog synth.v

Command: clean

Clean up the design (just the last step of opt).

```
# read design # mapping flip-flops to mycells.lib
read_verilog counter.v dfflibmap -liberty mycells.lib
hierarchy -check -top counter # mapping logic to mycells.lib

# the high-level stuff abc -liberty mycells.lib
proc; opt; memory; opt; fsm; opt # cleanup
# mapping to internal cell library techmap; opt # write synthesized design
write_verilog synth.v
```

Command: write_verilog synth.v

Write final synthesis result to output file.

Example Project - Verilog Source: counter.v


endmodule

Example Project - Cell Library: mycells.lib

```
library(demo) {
                                               cell(NOR) {
 cell(BUF) {
                                                 area: 4:
    area: 6:
                                                 pin(A) { direction: input: }
    pin(A) { direction: input; }
                                                 pin(B) { direction: input; }
                                                 pin(Y) { direction: output;
    pin(Y) { direction: output;
              function: "A": }
                                                          function: "(A+B)'": }
  }
 cell(NOT) {
                                               cell(DFF) {
    area: 3:
                                                 area: 18:
    pin(A) { direction: input; }
                                                 ff(IO, ION) { clocked on: C:
    pin(Y) { direction: output;
                                                               next_state: D; }
              function: "A'"; }
                                                 pin(C) { direction: input;
                                                              clock: true: }
  cell(NAND) {
                                                 pin(D) { direction: input; }
    area: 4;
                                                 pin(Q) { direction: output;
                                                           function: "IO": }
    pin(A) { direction: input; }
    pin(B) { direction: input; }
    pin(Y) { direction: output;
             function: "(A*B)'"; }
  }
```


Running the Synthesis Script – Step 1/4

read_verilog counter.v
hierarchy -check -top counter




Running the Synthesis Script – Step 2/4

proc; opt; memory; opt; fsm; opt




Running the Synthesis Script – Step 3/4

techmap; opt



Running the Synthesis Script – Step 4/4

dfflibmap -liberty mycells.lib
abc -liberty mycells.lib
clean



Command reference:

- Use "help" for a command list and "help command" for details.
- Or run "yosys -H" or "yosys -h command".
- Or go to http://www.clifford.at/yosys/documentation.html.

Commands for design navigation and investigation:

```
cd  # a shortcut for 'select -module <name>'
ls  # list modules or objects in modules
dump  # print parts of the design in ilang format
show  # generate schematics using graphviz
select  # modify and view the list of selected objects
```

Commands for executing scripts or entering interactive mode:

```
shell  # enter interactive command mode
history  # show last interactive commands
script  # execute commands from script file
tcl  # execute a TCL script file
```

Commands for reading and elaborating the design:

hierarchy # check, expand and clean up design hierarchy

Commands for high-level synthesis:

```
proc  # translate processes to netlists
fsm  # extract and optimize finite state machines
memory  # translate memories to basic cells
opt  # perform simple optimizations
```

Commands for technology mapping:

```
techmap  # generic technology mapper
abc  # use ABC for technology mapping
dfflibmap  # technology mapping of flip-flops
```

hilomap # technology mapping of constant hi- and/or lo-drivers

flatten # flatten design

Commands for writing the results:

```
write_blif  # write design to BLIF file
write_btor  # write design to BTOR file
write_edif  # write design to EDIF netlist file
write_ilang  # write design to ilang file
write_spice  # write design to SPICE netlist file
write_verilog  # write design to verilog file
```

Script-Commands for standard synthesis tasks:

```
synth_xilinx # synthesis for Xilinx FPGAs
```

Commands for model checking:

```
sat  # solve a SAT problem in the circuit
miter  # automatically create a miter circuit
scc  # detect strongly connected components (logic loops)
```

... and many many more.

More Verilog Examples 1/3

```
module detectprime(a, v);
    input [4:0] a;
    output y;
    integer i, j;
    reg [31:0] lut;
    initial begin
        for (i = 0; i < 32; i = i+1) begin
            lut[i] = i > 1:
            for (j = 2; j*j \le i; j = j+1)
                if (i \% j == 0)
                    lut[i] = 0;
        end
    end
    assign y = lut[a];
endmodule
```

More Verilog Examples 2/3

```
module carryadd(a, b, y);
    parameter WIDTH = 8;
    input [WIDTH-1:0] a, b;
    output [WIDTH-1:0] v:
    genvar i;
    generate
        for (i = 0; i < WIDTH; i = i+1) begin:STAGE</pre>
            wire IN1 = a[i], IN2 = b[i];
            wire C, Y;
            if (i == 0)
                 assign C = IN1 & IN2. Y = IN1 ^ IN2:
            else
                 assign C = (IN1 \& IN2) \mid ((IN1 \mid IN2) \& STAGE[i-1].C).
                        Y = IN1 ^ IN2 ^ STAGE[i-1].C;
            assign v[i] = Y;
        end
    endgenerate
endmodule
```

More Verilog Examples 3/3

```
module cam(clk, wr enable, wr addr, wr data, rd data, rd addr, rd match):
    parameter WIDTH = 8;
    parameter DEPTH = 16;
    localparam ADDR BITS = $clog2(DEPTH-1):
    input clk, wr_enable;
    input [ADDR BITS-1:0] wr addr:
    input [WIDTH-1:0] wr_data, rd_data;
    output reg [ADDR_BITS-1:0] rd_addr;
    output reg rd_match;
    integer i;
    reg [WIDTH-1:0] mem [0:DEPTH-1];
    always @(posedge clk) begin
        rd_addr <= 'bx;
        rd match <= 0:
        for (i = 0: i < DEPTH: i = i+1)
            if (mem[i] == rd_data) begin
                rd_addr <= i;
                rd match <= 1:
            end
        if (wr_enable)
            mem[wr addr] <= wr data:
    end
endmodule
```

Currently unsupported Verilog-2005 language features

- Multi-dimensional arrays (memories)
- Writing to arrays using bit- and part-selects (todo for 0.4.0)
- The wor/wand wire types (maybe for 0.4.0)
- Tri-state logic
- Latched logic (is synthesized as logic with feedback loops)
- Some non-synthesizable features that should be ignored in synthesis are not supported by the parser and cause a parser error (file a bug report if you encounter this problem)

Verification of Yosys

Contiously checking the correctness of Yosys and making sure that new features do not break old ones is a high priority in Yosys.

Two external test suites have been built for Yosys: VlogHammer and yosys-bigsim (see next slides)

In addition to that, yosys comes with $\approx\!200$ test cases used in "make test".

A debug build of Yosys also contains a lot of asserts and checks the integrity of the internal state after each command.

Verification of Yosys – VlogHammer

VlogHammer is a Verilog regression test suite developed to test the different subsystems in Yosys by comparing them to each other and to the output created by some other tools (Xilinx Vivado, Xilinx XST, Altera Quartus II, ...).

Yosys Subsystems tested: Verilog frontend, const folding, const eval, technology mapping, simulation models, SAT models.

Thousands of auto-generated test cases containing code such as:

Some bugs in Yosys where found and fixed thanks to VlogHammer. Over 50 bugs in the other tools used as external reference where found and reported so far.

Verification of Yosys – yosys-bigsim

yosys-bigsim is a collection of real-world open-source Verilog designs and test benches. yosys-bigsim compares the testbench outpus of simulations of the original Verilog code and synthesis results.

The following designs are included in yosys-bigsim (excerpt):

- openmsp430 an MSP430 compatible 16 bit CPU
- aes_5cycle_2stage an AES encryption core
- softusb_navre an AVR compatible 8 bit CPU
- amber23 an ARMv2 compatible 32 bit CPU
- 1m32 another 32 bit CPU from Lattice Semiconductor
- verilog-pong a hardware pong game with VGA output
- elliptic_curve_group ECG point-add and point-scalar-mul core
- reed_solomon_decoder a Reed-Solomon Error Correction Decoder

Benefits of Open Source HDL Synthesis

- Cost (also applies to "free as in free beer" solutions)
- Availablity and Reproducability
- Framework- and all-in-one-aspects
- Educational Tool

Yosys is open source under the ISC license.

Benefits of Open Source HDL Synthesis – 1/3

Cost (also applies to "free as in free beer" solutions):
 Today the cost for a mask set in 180 nm technology is far less than the cost for the design tools needed to design the mask layouts. Open Source ASIC flows are an important enabler for ASIC-level Open Source Hardware.

Availablity and Reproducability:

If you are a researcher who is publishing, you want to use tools that everyone else can also use. Even if most universities have access to all major commercial tools, you usually do not have easy access to the version that was used in a research project a couple of years ago. With Open Source tools you can even release the source code of the tool you have used alongside your data.

Benefits of Open Source HDL Synthesis – 2/3

• Framework:

Yosys is not only a tool. It is a framework that can be used as basis for other developments, so researchers and hackers alike do not need to re-invent the basic functionality. Extensibility was one of Yosys' design goals.

• All-in-one:

Because of the framework characterisites of Yosys, an increasing number of features become available in one tool. Yosys not only can be used for circuit synthesis but also for formal equivialence checking, SAT solving, and for circuit analysis, to name just a few other application domains. With proprietary software one needs to learn a new tool for each of this applications.

Benefits of Open Source HDL Synthesis – 3/3

Educational Tool:

Propritaery synthesis tools are at times very secretive about their inner workings. They often are "black boxes". Yosys is very open about its internals and it is easy to observe the different steps of synthesis.

Yosys is licensed under the ISC license:

Permission to use, copy, modify, and/or distribute this software for any purpose with or without fee is hereby granted, provided that the above copyright notice and this permission notice appear in all copies.

Typical Applications for Yosys

- Synthesis of final production designs
- Pre-production synthesis (trial runs before investing in other tools)
- Convertion of full-featured Verilog to simple Verilog
- Convertion of Verilog to other formats (BLIF, BTOR, etc)
- Demonstrating synthesis algorithms (e.g. for educational purposes)
- Framework for experimenting with new algorithms
- Framework for building custom flows³

Projects (that I know of) using Yosys – (1/2)

- Ongoing PhD project on coarse grain synthesis
 Johann Glaser and Clifford Wolf. Methodology and Example-Driven

 Interconnect Synthesis for Designing Heterogeneous Coarse-Grain Reconfigurable
 Architectures. In Jan Haase, editor, Models, Methods, and Tools for Complex Chip
 Design. Lecture Notes in Electrical Engineering. Volume 265, 2014, pp 201-221.

 Springer, 2013.
- I know several people that use Yosys simply as Verilog frontend for other flows (using either the BLIF and BTOR backends).
- I know some analog chip designers that use Yosys for small digital control logic because it is simpler than setting up a commercial flow.

Projects (that I know of) using Yosys – (2/2)

Efabless

- Not much information on the website (http://efabless.com) yet.
- Very cheap 180nm prototyping process (partnering with various fabs)
- A semiconductor company, NOT an EDA company
- Web-based design environment
- HDL Synthesis using Yosys
- Custom place&route tool
- efabless is building an Open Source IC as reference design.
 (to be announced soon: http://www.openic.io)

Supported Platforms

- Main development OS: Kubuntu 14.04
- There is a PPA for ubuntu (not maintained by me)
- Any current Debian-based system should work out of the box
- When building on other Linux distributions:
 - Needs compiler with some C++11 support
 - Post to the subreddit if you get stuck
- Ported to OS X (Darwin) and OpenBSD
- No win32 support (yet)

Other Open Source Tools

Icarus Verilog

```
Verilog Simulation (and also a good syntax checker)
http://iverilog.icarus.com/
```

Qflow (incl. TimberWolf, qrouter and Magic)
 A complete ASIC synthesis flow, using Yosys and ABC
 http://opencircuitdesign.com/qflow/

ABC

Logic optimization, technology mapping, and more http://www.eecs.berkeley.edu/~alanmi/abc/

Yosys needs you

...as an active user:

- Use Yosys for on your own projects
- .. even if you are not using it as final synthesis tool
- Join the discussion on the Subreddit
- Report bugs and send in feature requests

...as a developer:

- Use Yosys as environment for your (research) work
- .. you might also want to look into ABC for logic-level stuff
- Fork the project on github or create loadable plugins
- We need a VHDL frontend or a good VHDL-to-Verilog converter

Documentation, Downloads, Contatcs

Website:

```
http://www.clifford.at/yosys/
```

• Manual, Command Reference, Appliction Notes:

http://www.clifford.at/yosys/documentation.html

• Instead of a mailing list we have a SubReddit:

```
http://www.reddit.com/r/yosys/
```

Direct link to the source code:

https://github.com/cliffordwolf/yosys

Summary

- Yosys is a powerful tool and framework for Verilog synthesis.
- It uses a command-based interface and can be controlled by scripts.
- By combining existing commands and implementing new commands Yosys can be used in a wide range of application far beyond simple synthesis.

Questions?

http://www.clifford.at/yosys/

Section 3

Yosys by example – Synthesis

Typical Phases of a Synthesis Flow

- Reading and elaborating the design
- Higher-level synthesis and optimization
 - Converting always-blocks to logic and registers
 - Perform coarse-grain optimizations (resource sharing, const folding, ...)
 - Handling of memories and other coarse-grain blocks
 - Extracting and optimizing finite state machines
- Convert remaining logic to bit-level logic functions
- Perform optimizations on bit-level logic functions
- Map bit-level logic gates and registers to cell library
- Write results to output file

Reading the design

```
read_verilog file1.v
read_verilog -I include_dir -D enable_foo -D WIDTH=12 file2.v
read verilog -lib cell library.v
verilog_defaults -add -I include_dir
read_verilog file3.v
read_verilog file4.v
verilog_defaults -clear
verilog_defaults -push
verilog_defaults -add -I include_dir
read_verilog file5.v
read verilog file6.v
verilog_defaults -pop
```

Design elaboration

During design elaboration Yosys figures out how the modules are hierarchically connected. It also re-runs the AST parts of the Verilog frontend to create all needed variations of parametric modules.

```
#
hierarchy

# recommended form. fails if parts of the design hierarchy are missing, removes
# everything that is unreachable from the top module, and marks the top module.
#
hierarchy -check -top top_module
```

simplest form. at least this version should be used after reading all input files

The proc command

The Verilog frontend converts always-blocks to RTL netlists for the expressions and "processes" for the control- and memory elements.

The proc command transforms this "processes" to netlists of RTL multiplexer and register cells.

The proc command is actually a macro-command that calls the following other commands:

```
proc_clean  # remove empty branches and processes
proc_rmdead  # remove unreachable branches
proc_init  # special handling of "initial" blocks
proc_arst  # identify modeling of async resets
proc_mux  # convert decision trees to multiplexer networks
proc_dff  # extract registers from processes
proc_clean  # if all went fine, this should remove all the processes
```


Many commands can not operate on modules with "processes" in them. Usually a call to proc is the first command in the actual synthesis procedure after design elaboration.

The proc command – Example 1/3

```
module test(input D, C, R, output reg Q);
always @(posedge C, posedge R)
if (R)
Q <= 0;
else</pre>
read_verilog proc_01.v
hierarchy -check -top test
proc;;
```

endmodule


 $Q \leftarrow D;$



The proc command – Example 2/3

```
module test(input D, C, R, RV,
                                              read_verilog proc_02.v
            output reg Q);
                                              hierarchy -check -top test
    always @(posedge C, posedge R)
                                              proc;;
        if (R)
            Q \le RV;
        else
            Q \leq D;
endmodule
                                       $8
                                             Y
                                                      CLK
                                      $mux
                                                      CLR
                                                              $2
                   $not
                                                             $dffsr
                                                        D
                                                      SET
    RV
                                       $7
                                             Y
                                      $mux
                    R
```

The proc command – Example 3/3



The opt command

The opt command implements a series of simple optimizations. It also is a macro command that calls other commands:

```
opt_const
                        # const folding
                        # merging identical cells
opt_share -nomux
dο
    opt muxtree
                        # remove never-active branches from multiplexer tree
                        # consolidate trees of boolean ops to reduce functions
    opt_reduce
    opt share
                        # merging identical cells
    opt rmdff
                        # remove/simplify registers with constant inputs
    opt_clean
                        # remove unused objects (cells, wires) from design
                        # const folding
    opt_const
while [changed design]
```


The command clean can be used as alias for opt_clean. And ;; can be used as shortcut for clean. For example:

```
proc; opt; memory; opt_const;; fsm;;
```

The opt command – Example 1/4


```
read_verilog opt_01.v
hierarchy -check -top test
opt
```

module test(input A, B, output Y);
assign Y = A ? A ? B : 1'b1 : B;
endmodule




The opt command – Example 2/4

read_verilog opt_02.v hierarchy -check -top test opt module test(input A, output Y, Z);
assign Y = A == A, Z = A != A;
endmodule



The opt command – Example 3/4


```
read_verilog opt_03.v
hierarchy -check -top test
opt
```



The opt command – Example 4/4

```
module test(input CLK, ARST,
            output [7:0] Q1, Q2, Q3);
wire NO CLK = 0:
always @(posedge CLK, posedge ARST)
        if (ARST)
                01 <= 42;
always @(posedge NO_CLK, posedge ARST)
        if (ARST)
                02 <= 42:
        else
                Q2 <= 23;
always @(posedge CLK)
        03 <= 42:
```

read_verilog opt_04.v
hierarchy -check -top test
proc; opt



endmodule

When to use opt or clean

Usually it does not hurt to call opt after each regular command in the synthesis script. But it increases the synthesis time, so it is favourable to only call opt when an improvement can be archieved.

The designs in yosys-bigsim are a good playground for experimenting with the effects of calling opt in various places of the flow.

It generally is a good idea to call opt before inherently expensive commands such as sat or freduce, as the possible gain is much higher in this cases as the possible loss.

The clean command on the other hand is very fast and many commands leave a mess (dangling signal wires, etc). For example, most commands do not remove any wires or cells. They just change the connections and depend on a later call to clean to get rid of the now unused objects. So the occasional;; is a good idea in every synthesis script.

The memory command

In the RTL netlist, memory reads and writes are individual cells. This makes consolidating the number of ports for a memory easier. The memory transforms memories to an implementation. Per default that is logic for address decoders and registers. It also is a macro command that calls other commands:

```
# this collects all read and write cells for a memory and transforms them
# into one multi-port memory cell.
memory_collect

# this takes the multi-port memory cell and transforms it to address decoder
# logic and registers. This step is skipped if "memory" is called with -nomap.
memory_map
```

this merges registers into the memory read- and write cells.


Usually it is preferred to use architecture-specific RAM resources for memory. For example:

```
memory -nomap; techmap -map my_memory_map.v; memory_map
```

memorv_dff

The memory command – Example 1/2

```
read_verilog memory_01.v
hierarchy -check -top test
proc;; memory; opt
```



The memory command – Example 2/2

```
module test(
                                                               read_verilog memorv_02.v
    input
                       WR1_CLK, WR2_CLK,
                                                               hierarchy -check -top test
    input
                        WR1 WEN. WR2 WEN.
                                                               proc;; memory -nomap
    input
                [7:0] WR1 ADDR. WR2 ADDR.
                [7:0] WR1_DATA, WR2_DATA,
    input
                                                               opt -mux_undef -mux_bool
    input
                        RD1 CLK. RD2 CLK.
                [7:0] RD1_ADDR, RD2_ADDR,
    input
                                                 RD2_ADDR
    output reg [7:0] RD1_DATA, RD2_DATA
                                                               7:0 - 15:8
):
                                                 RD1 ADDR
reg [7:0] memory [0:255];
                                                  RD2_CLK
                                                               0:0 - 1:1
always @(posedge WR1_CLK)
                                                  RD1 CLK
    if (WR1 WEN)
                                                 WR2_ADDR
        memorv[WR1 ADDR] <= WR1 DATA:
                                                                       RD_ADDR
                                                               7:0 - 15:8
                                                                          RD CLK
                                                 WR1 ADDR
                                                                                                              RD2 DATA
always @(posedge WR2 CLK)
                                                                          WR ADDR
                                                                                       RD DATA
                                                                          WR CLK
                                                                                                  7:0 - 7:0
    if (WR2_WEN)
                                                  WR2_CLK
                                                               0:0 - 1:1
                                                                                                              RD1_DATA
                                                                         WR DATA
                                                               0.0 - 0.0
        memorv[WR2_ADDR] <= WR2_DATA;</pre>
                                                                          WR_EN
                                                  WR1_CLK
always @(posedge RD1_CLK)
                                                 WR2 DATA
                                                               7:0 - 15:8
    RD1 DATA <= memorv[RD1 ADDR]:
                                                               7:0 - 7:0
                                                 WR1_DATA
always @(posedge RD2_CLK)
    RD2 DATA <= memorv[RD2 ADDR]:
                                                  WR2 WEN
                                                               0:0 - 0:0
                                                  WR1_WEN
endmodule
```

The fsm command

The fsm command identifies, extracts, optimizes (re-encodes), and re-synthesizes finite state machines. It again is a macro that calls a series of other commands:

```
fsm detect
                    # unless got option -nodetect
fsm extract
fsm_opt
clean
fsm_opt
fsm_expand
                    # if got option -expand
clean
                    # if got option -expand
fsm opt
                    # if got option -expand
fsm recode
                    # unless got option -norecode
fsm info
fsm_export
                    # if got option -export
fsm map
                    # unless got option -nomap
```

The fsm command – details

Some details on the most importand commands from the fsm_* group:

The fsm_detect command identifies FSM state registers and marks them with the (* fsm_encoding = "auto" *) attribute, if they do not have the fsm_encoding set already. Mark registers with (* fsm_encoding = "none" *) to disable FSM optimization for a register.

The fsm_extract command replaces the entire FSM (logic and state registers) with a \$fsm cell.

The commands fsm_opt and fsm_recode can be used to optimize the FSM.

Finally the fsm_map command can be used to convert the (optimized) \$fsm cell back to logic and registers.

The techmap command

The techmap command replaces cells with implementations given as verilog source. For example implementing a 32 bit adder using 16 bit adders:

```
module \$add (A, B, Y);
                                              module test(input [31:0] a.b.
parameter A SIGNED = 0:
                                                             output [31:0] v):
parameter B SIGNED = 0:
                                              assign v = a + b:
parameter A_WIDTH = 1;
parameter B_WIDTH = 1;
                                              endmodule
parameter Y_WIDTH = 1;
input [A WIDTH-1:0] A:
                                              read_verilog techmap_01.v
input [B WIDTH-1:0] B:
                                              hierarchy -check -top test
output [Y_WIDTH-1:0] Y;
                                              techmap -map techmap 01 map.v::
generate
 if ((A_WIDTH == 32) && (B_WIDTH == 32))
   begin
     wire [16:0] S1 = A[15:0] + B[15:0]:
     wire [15:0] S2 = A[31:16] + B[31:16] + S1[16];
     assign Y = \{S2[15:0], S1[15:0]\};
   end
 else
   wire _TECHMAP_FAIL_ = 1;
endgenerate
endmodule
```

The techmap command – stdcell mapping

When techmap is used without a map file, it uses a built-in map file to map all RTL cell types to a generic library of built-in logic gates and registers.

The built-in logic gate types are:

```
$_INV_ $_AND_ $_OR_ $_XOR_ $_MUX_
```

The register types are:

- **\$_DFF_N_ \$_DFF_P_**
- \$_DFF_NNO_ \$_DFF_NN1_ \$_DFF_NP0_ \$_DFF_NP1_
- \$_DFF_PNO_ \$_DFF_PN1_ \$_DFF_PPO_ \$_DFF_PP1_
- \$_DFFSR_NNN_ \$_DFFSR_NPP_ \$_DFFSR_NPN_ \$_DFFSR_NPP_
- \$_DFFSR_PNN_ \$_DFFSR_PPP_ \$_DFFSR_PPP_
- \$_DLATCH_N_ \$_DLATCH_P_

The abc command

The abc command provides an interface to ABC⁴, an open source tool for low-level logic synthesis.

The abc command processes a netlist of internal gate types and can perform:

- logic minimization (optimization)
- mapping of logic to standard cell library (liberty format)
- mapping of logic to k-LUTs (for FPGA synthesis)

Optionally abc can process registers from one clock domain and perform sequential optimization (such as register balancing).


ABC is also controlled using scripts. An ABC script can be specified to use more advanced ABC features. It is also possible to write the design with write_blif and load the output file into ABC outside of Yosys.

⁴http://www.eecs.berkeley.edu/~alanmi/abc/

The abc command – Example

```
read_verilog abc_01.v
read_verilog -lib abc_01_cells.v
hierarchy -check -top test
proc; opt; techmap
abc -dff -liberty abc_01_cells.lib;;
```

endmodule



Other special-purpose mapping commands

dfflibmap

This command maps the internal register cell types to the register types described in a liberty file.

hilomap

Some architectures require special driver cells for driving a constant hi or lo value. This command replaces simple constants with instances of such driver cells.

iopadmap

Top-level input/outputs must usually be implemented using special I/O-pad cells. This command inserts this cells to the design.

Example Synthesis Script

```
# read and elaborate design
read_verilog cpu_top.v cpu_ctrl.v cpu_regs.v
read verilog -D WITH MULT cpu alu.v
hierarchy -check -top cpu top
# high-level synthesis
proc: opt: memory -nomap:: fsm: opt
# substitute block rams
techmap -map map rams.v
# map remaining memories
memory map
# low-level synthesis
techmap; opt; flatten;; abc -lut6
techmap -map map xl cells.v
# add clock buffers
select -set xl clocks t:FDRE %x:+FDRE[C] t:FDRE %d
iopadmap -inpad BUFGP 0:I @xl clocks
# add io buffers
select -set xl nonclocks w:* t:BUFGP %x:+BUFGP[I] %d
iopadmap -outpad OBUF I:O -inpad IBUF O:I @xl_nonclocks
# write synthesis results
write_edif synth.edif
```

Teaser / Outlook

The weird select expressions at the end of this script are discussed in the next part (Section 3, "Advanced Synthesis") of this presentation.

Summary

- Yosys provides commands for each phase of the synthesis.
- Each command solves a (more or less) simple problem.
- Complex commands are often only front-ends to simple commands.
- proc; opt; memory; opt; fsm; opt; techmap; opt; abc;;

Questions?

http://www.clifford.at/yosys/

Section 4

Yosys by example – Advanced Synthesis

Overview

This section contains 4 subsections:

- Using selections
- Advanced uses of techmap
- Coarse-grain synthesis
- Automatic design changes

Subsection 1

Using selections

of Section 4

Yosys by example - Advanced Synthesis

Simple selections

Most Yosys commands make use of the "selection framework" of Yosys. It can be used to apply commands only to part of the design. For example:

The select command can be used to create a selection for subsequent commands. For example:

```
select foobar # select the module foobar
delete # delete selected objects
select -clear # reset selection (select whole design)
```

Selection by object name

The easiest way to select objects is by object name. This is usually only done in synthesis scripts that are hand-tailored for a specific design.

Module and design context

Commands can be executed in *module* or *design* context. Until now all commands have been executed in design context. The cd command can be used to switch to module context.

In module context all commands only effect the active module. Objects in the module are selected without the <module_name>/ prefix. For example:

```
cd foo  # switch to module foo
delete bar  # delete object foo/bar

cd mycpu  # switch to module mycpu
dump reg_*  # print details on all objects whose names start with reg_

cd ..  # switch back to design
```

Note: Most synthesis scripts never switch to module context. But it is a very powerful tool for interactive design investigation.

Selecting by object property or type

Special patterns can be used to select by object property or type. For example:

```
select w:reg_*  # select all wires whose names start with reg_
select a:foobar  # select all objects with the attribute foobar set
select a:foobar=42  # select all objects with the attribute foobar set to 42
select A:blabla  # select all modules with the attribute blabla set
select foo/t:$add  # select all $add cells from the module foo
```

A complete list of this pattern expressions can be found in the command reference to the select command.

Combining selection

When more than one selection expression is used in one statement, then they are pushed on a stack. The final elements on the stack are combined into a union:

```
select t:$dff r:WIDTH>1  # all cells of type $dff and/or with a parameter WIDTH > 1
```

Special %-commands can be used to combine the elements on the stack:

```
select t:$dff r:WIDTH>1 %i  # all cells of type $dff *AND* with a parameter WIDTH > 1
```

Examples for %-codes (see help select for full list)

Expanding selections

Selections of cells and wires can be expanded along connections using %-codes for selecting input cones (%ci), output cones (%co), or both (%x).

```
# select all wires that are inputs to $add cells
select t:$add %ci w:* %i
```

Additional constraints such as port names can be specified.

```
# select all wires that connect a "Q" output with a "D" input
select c:* %co:+[Q] w:* %i c:* %ci:+[D] w:* %i %i
# select the multiplexer tree that drives the signal 'state'
select state %ci*:+$mux,$pmux[A,B,Y]
```

See help select for full documentation of this expressions.

Incremental selection

Sometimes a selection can most easily be described by a series of add/delete operations. The commands select -add and select -del respectively add or remove objects from the current selection instead of overwriting it.

Within a select expression the token % can be used to push the previous selection on the stack.

```
select t:$add t:$sub  # select all $add and $sub cells
select % %ci % %d  # select only the input wires to those cells
```

Creating selection variables

Selections can be stored under a name with the select -set <name> command. The stored selections can be used in later select expressions using the syntax @<name>.

```
select -set cone_a state_a %ci*:-$dff # set @cone_a to the input cone of state_a
select -set cone_b state_b %ci*:-$dff # set @cone_b to the input cone of state_b
select @cone_a @cone_b %i # select the objects that are in both cones
```

Remember that select expressions can also be used directly as arguments to most commands. Some commands also except a single select argument to some options. In those cases selection variables must be used to capture more complex selections.


```
dump @cone_a @cone_b
select -set cone_ab @cone_a @cone_b %i
show -color red @cone_ab -color magenta @cone_a -color blue @cone_b
```

Creating selection variables – Example

```
module test(clk, s, a, y);
    input clk, s;
    input (15:0) a;
    output [15:0] y;
    reg [15:0] b, c;

    always @(posedge clk) begin
        b <= a;
        c <= b;
    end

    wire [15:0] state_a = (a ^ b) + c;
    wire [15:0] state_b = (a ^ b) - c;
    assign y = !s ? state_a : state_b;
endmodule</pre>
```



Subsection 2

Advanced uses of techmap

of Section 4

Yosys by example – Advanced Synthesis

Introduction to techmap


- The techmap command replaces cells in the design with implementations given as verilog code (called "map files"). It can replace Yosys' internal cell types (such as \$or) as well as user-defined cell types.
- Verilog parameters are used extensively to customize the internal cell types.
- Additional special parameters are used by techmap to communicate meta-data to the map files.
- Special wires are used to instruct techmap how to handle a module in the map file.
- Generate blocks and recursion are powerful tools for writing map files.

Introduction to techmap – Example 1/2

To map the Verilog OR-reduction operator to 3-input OR gates:

```
module \$reduce_or (A, Y);
                                              if (A_WIDTH == 1) begin
                                                  assign Y = A:
    parameter A SIGNED = 0:
                                              end
    parameter A_WIDTH = 0;
                                              if (A_WIDTH == 2) begin
    parameter Y WIDTH = 0:
                                                  wire vbuf:
                                                  OR3X1 g (.A(A[0]), .B(A[1]), .C(1'b0), .Y(ybuf));
    input [A_WIDTH-1:0] A;
                                                  assign Y = vbuf;
   output [Y WIDTH-1:0] Y:
                                              end
                                              if (A_WIDTH == 3) begin
    function integer min;
                                                  wire vbuf;
        input integer a, b;
                                                  OR3X1 g (.A(A[0]), .B(A[1]), .C(A[2]), .Y(ybuf));
        begin
                                                  assign Y = vbuf;
           if (a < b)
                                              end
                                              if (A WIDTH > 3) begin
                min = a:
            else
                                                   localparam next_stage_sz = (A_WIDTH+2) / 3;
                min = b:
                                                  wire [next_stage_sz-1:0] next_stage;
                                                   for (i = 0; i < next_stage_sz; i = i+1) begin
        end
    endfunction
                                                       localparam bits = min(A_WIDTH - 3*i, 3);
                                                       assign next_stage[i] = |A[3*i +: bits];
    genvar i;
                                                  end
    generate begin
                                                  assign Y = |next stage:
        if (A WIDTH == 0) begin
                                              end
            assign Y = 0;
                                          end endgenerate
                                      endmodule
        end
```

Introduction to techmap – Example 2/2



Conditional techmap

- In some cases only cells with certain properties should be substituted.
- The special wire _TECHMAP_FAIL_ can be used to disable a module in the map file for a certain set of parameters.
- The wire _TECHMAP_FAIL_ must be set to a constant value. If it is non-zero then the module is disabled for this set of parameters.
- Example use-cases:
 - coarse-grain cell types that only operate on certain bit widths
 - memory resources for different memory geometries (width, depth, ports, etc.)

Conditional techmap – Example

```
module \$mul (A, B, Y);
    parameter A SIGNED = 0:
                                                                 $1.g
MYMUL
    parameter B_SIGNED = 0;
    parameter A_WIDTH = 1;
    parameter B WIDTH = 1:
                                                                   $2
    parameter Y WIDTH = 1:
                                                                        Y
                                                                  $mul
    input [A WIDTH-1:0] A:
    input [B WIDTH-1:0] B:
    output [Y_WIDTH-1:0] Y;
    wire TECHMAP FAIL = A WIDTH != B WIDTH || B WIDTH != Y WIDTH:
    MYMUL \#(.WIDTH(Y_WIDTH)) g (.A(A), .B(B), .Y(Y));
endmodule
```

```
module test(A, B, C, Y1, Y2);
  input [7:0] A, B, C;
  output [7:0] Y1 = A * B;
  output [15:0] Y2 = A * C;
endmodule
```

```
read_verilog sym_mul_test.v
hierarchy -check -top test
techmap -map sym_mul_map.v;;
```

Scripting in map modules

- The special wires _TECHMAP_DO_* can be used to run Yosys scripts in the context of the replacement module.
- The wire that comes first in alphabetical oder is interpreted as string (must be connected to constants) that is executed as script. Then the wire is removed. Repeat.
- You can even call techmap recursively!
- Example use-cases:
 - Using always blocks in map module: call proc
 - Perform expensive optimizations (such as freduce) on cells where this
 is known to work well.
 - Interacting with custom commands.

PROTIP: Commands such as shell, show -pause, and dump can be use in the _TECHMAP_DO_* scripts for debugging map modules.

Scripting in map modules – Example

```
module MYMUL(A. B. Y):
                                                      module test(A. B. Y):
    parameter WIDTH = 1;
                                                           input [1:0] A. B:
    input [WIDTH-1:0] A, B;
                                                           output [1:0] Y = A * B;
    output reg [WIDTH-1:0] Y:
                                                      endmodule
    wire [1023:0] _TECHMAP_DO_ = "proc; clean";
                                                      read verilog mymul test.v
                                                      hierarchy -check -top test
    integer i:
    always @* begin
                                                      techmap -map sym_mul_map.v \
        Y = 0:
                                                               -map mvmul map.v::
        for (i = 0: i < WIDTH: i=i+1)
            if (A[i])
                 Y = Y + (B << i):
                                                      rename test test mapped
    end
                                                      read verilog mymul test.v
endmodule
                                                      miter -equiv test test_mapped miter
                                                      flatten miter
                                                      sat -verify -prove trigger 0 miter
                                    $18
             $11
$shl Y
                                                               Smux
```

Handling constant inputs

- The special parameters _TECHMAP_CONSTMSK_<port-name>_ and _TECHMAP_CONSTVAL_<port-name>_ can be used to handle constant input values to cells.
- The former contains 1-bits for all constant input bits on the port.
- The latter contains the constant bits or undef (x) for non-constant bits.
- Example use-cases:
 - Converting arithmetic (for example multiply to shift)
 - Identify constant addresses or enable bits in memory interfaces.

Handling constant inputs - Example

```
module test (A. X. Y):
module MYMUL(A. B. Y):
    parameter WIDTH = 1;
                                                          input [7:0] A:
    input [WIDTH-1:0] A. B:
                                                          output [7:0] X = A * 8'd 6;
    output reg [WIDTH-1:0] Y:
                                                          output [7:0] Y = A * 8'd 8;
                                                          endmodule
    parameter TECHMAP CONSTVAL A = WIDTH'bx:
    parameter _TECHMAP_CONSTVAL_B_ = WIDTH'bx;
    reg TECHMAP FAIL :
                                                          read verilog mulshift test.v
    wire [1023:0] _TECHMAP_DO_ = "proc; clean";
                                                          hierarchy -check -top test
    integer i;
                                                          techmap -map svm mul map.v \
    always @* begin
       TECHMAP FAIL <= 1:
                                                                   -map mulshift_map.v;;
       for (i = 0: i < WIDTH: i=i+1) begin
            if (_TECHMAP_CONSTVAL_A_ === WIDTH'd1 << i) begin</pre>
               _TECHMAP_FAIL_ <= 0;
               Y <= B << i:
           end
            if ( TECHMAP CONSTVAL B === WIDTH'd1 << i) begin</pre>
               TECHMAP FATL <= 0:
               Y <= A << i:
                                                        8'00000110
                                                                       MYMIII
            end
        end
    end
endmodule
```

Handling shorted inputs

- The special parameters _TECHMAP_BITS_CONNMAP_ and _TECHMAP_CONNMAP_<port-name>_ can be used to handle shorted inputs.
- Each bit of the port correlates to an _TECHMAP_BITS_CONNMAP_ bits wide number in _TECHMAP_CONNMAP_<port-name>_.
- Each unique signal bit is assigned its own number. Identical fields in the _TECHMAP_CONNMAP_<port-name>_ parameters mean shorted signal bits.
- The numbers 0-3 are reserved for 0, 1, x, and z respectively.
- Example use-cases:
 - Detecting shared clock or control signals in memory interfaces.
 - In some cases this can be used for for optimization.

Handling shorted inputs – Example


```
module \$add (A. B. Y):
  parameter A_SIGNED = 0;
  parameter B SIGNED = 0:
  parameter A WIDTH = 1:
  parameter B_WIDTH = 1;
  parameter Y WIDTH = 1:
  input [A_WIDTH-1:0] A;
  input [B WIDTH-1:0] B:
  output [Y_WIDTH-1:0] Y;
  parameter TECHMAP BITS CONNMAP = 0:
  parameter _TECHMAP_CONNMAP_A_ = 0;
  parameter TECHMAP CONNMAP B = 0:
```

```
module test (A. B. X. Y):
input [7:0] A, B;
output [7:0] X = A + B;
output [7:0] Y = A + A;
endmodule
```

```
read verilog addshift test.v
hierarchy -check -top test
techmap -map addshift map.v::
```

```
wire _TECHMAP_FAIL_ = A_WIDTH != B_WIDTH || B_WIDTH < Y_WIDTH ||
                     TECHMAP CONNMAP A != TECHMAP CONNMAP B :
```

```
assign Y = A \ll 1;
endmodule
```



Notes on using techmap

- Don't use positional cell parameters in map modules.
- Don't try to implement basic logic optimization with techmap.
 (So the OR-reduce using OR3X1 cells map was actually a bad example.)
- You can use the \$__-prefix for internal cell types to avoid collisions with the user-namespace. But always use two underscores or the internal consistency checker will trigger on this cells.
- Techmap has two major use cases:
 - Creating good logic-level representation of arithmetic functions.
 This also means using dedicated hardware resources such as half- and full-adder cells in ASICS or dedicated carry logic in FPGAs.
 - Mapping of coarse-grain resources such as block memory or DSP cells.

Subsection 3

Coarse-grain synthesis

of Section 4

Yosys by example - Advanced Synthesis

Intro to coarse-grain synthesis

In coarse-grain synthesis the target architecure has cells of the same complexity or larger complexity than the internal RTL representation. For example:

```
wire [15:0] a, b;
wire [31:0] c, y;
assign y = a * b + c;
```

This circuit contains two cells in the RTL representation: one multiplier and one adder. In some architectures this circuit can be implemented using a single circuit element, for example an FPGA DSP core. Coarse grain synthesis is this mapping of groups of circuit elements to larger components.

Fine-grain synthesis would be matching the circuit elements to smaller components, such as LUTs, gates, or half- and full-adders.


The extract pass

- Like the techmap pass, the extract pass is called with a map file. It
 compares the circuits inside the modules of the map file with the
 design and looks for sub-circuits in the design that match any of the
 modules in the map file.
- If a match is found, the extract pass will replace the matching subcircuit with an instance of the module from the map file.
- In a way the extract pass is the inverse of the techmap pass.

The extract pass – Example 1/2

```
module test(a, b, c, d, y);
input [15:0] a, b;
input [31:0] c, d;
output [31:0] y;
assign y = a * b + c + d;
endmodule
```

```
module macc_16_16_32(a, b, c, y);
input [15:0] a, b;
input [31:0] c;
output [31:0] y;
assign y = a*b + c;
endmodule
```



The extract pass – Example 2/2

```
module test(a, b, c, d, x, y);


input [15:0] a, b, c, d;


input [31:0] x;

output [31:0] y;


assign y = a*b + c*d + x;


endmodule
```





```
module test(a, b, c, d, x, y);
input [15:0] a, b, c, d;
input [31:0] x;
output [31:0] y;
assign y = a*b + (c*d + x);
endmodule
```





The wrap-extract-unwrap method

Often a coarse-grain element has a constant bit-width, but can be used to implement oprations with a smaller bit-width. For example, a 18x25-bit multiplier can also be used to implement 16x20-bit multiplication.

A way of mapping such elements in coarse grain synthesis is the wrap-extract-unwrap method:

wrap

Identify candidate-cells in the circuit and wrap them in a cell with a constant wider bit-width using techmap. The wrappers use the same parameters as the original cell, so the information about the original width of the ports is preserved.

Then use the connwrappers command to connect up the bit-extended in- and outputs of the wrapper cells.

extract

Now all operations are encoded using the same bit-width as the coarse grain element. The extract command can be used to replace circuits with cells of the target architecture.

unwrap

The remaining wrapper cell can be unwrapped using techmap.

The following sides detail an example that shows how to map MACC operations of arbitrary size to MACC cells with a 18x25-bit multiplier and a 48-bit adder (such as the Xilinx DSP48 cells).

Example: DSP48_MACC - 1/13

Preconditioning: macc_xilinx_swap_map.v Make sure A is the smaller port on all multipliers

```
(* techmap celltype = "$mul" *)
                                                   \$mul #(
module mul_swap_ports (A, B, Y);
                                                           .A SIGNED(B SIGNED).
                                                            .B_SIGNED(A_SIGNED),
parameter A SIGNED = 0:
                                                            .A_WIDTH(B_WIDTH),
parameter B_SIGNED = 0;
                                                            .B_WIDTH(A_WIDTH),
parameter A WIDTH = 1:
                                                           .Y_WIDTH(Y_WIDTH)
parameter B_WIDTH = 1;
                                                   ) TECHMAP REPLACE (
parameter Y_WIDTH = 1;
                                                           .A(B),
                                                           .B(A),
input [A_WIDTH-1:0] A;
                                                           Y(Y)
input [B WIDTH-1:0] B:
                                                   );
output [Y WIDTH-1:0] Y:
                                                   endmodule
wire TECHMAP FAIL = A WIDTH <= B WIDTH:
```

Example: DSP48_MACC - 2/13

Wrapping multipliers: macc_xilinx_wrap_map.v

```
(* techmap_celltype = "$mul" *)
                                                           if (A_SIGNED || B_SIGNED)
module mul_wrap (A, B, Y);
                                                                   _TECHMAP_FAIL_ <= 1;
                                                           if (A WIDTH < 4 || B WIDTH < 4)</pre>
parameter A_SIGNED = 0;
                                                                   _TECHMAP_FAIL_ <= 1;
parameter B_SIGNED = 0;
                                                           if (A_WIDTH > 18 || B_WIDTH > 25)
parameter A WIDTH = 1:
                                                                   TECHMAP FAIL <= 1:
parameter B_WIDTH = 1;
                                                           if (A_WIDTH*B_WIDTH < 100)</pre>
parameter Y WIDTH = 1:
                                                                   TECHMAP FAIL <= 1:
                                                   end
input [A_WIDTH-1:0] A;
input [B WIDTH-1:0] B:
                                                   \$ mul wrapper #(
output [Y_WIDTH-1:0] Y;
                                                           .A_SIGNED(A_SIGNED),
                                                           .B_SIGNED(B_SIGNED),
wire [17:0] A_18 = A;
                                                           .A_WIDTH(A_WIDTH),
wire [24:0] B_25 = B;
                                                           .B_WIDTH(B_WIDTH),
wire [47:0] Y 48:
                                                           .Y WIDTH(Y WIDTH)
assign Y = Y_48;
                                                   ) TECHMAP REPLACE (
                                                           .A(A_18),
wire [1023:0] TECHMAP DO = "proc: clean":
                                                           .B(B 25).
                                                           .Y(Y_48)
reg _TECHMAP_FAIL_;
                                                   );
initial begin
        TECHMAP FATL <= 0:
                                                   endmodule
```

Example: DSP48_MACC - 3/13

Wrapping adders: macc_xilinx_wrap_map.v

```
(* techmap_celltype = "$add" *)
                                                   reg _TECHMAP_FAIL_;
module add_wrap (A, B, Y);
                                                   initial begin
                                                           TECHMAP FAIL <= 0:
parameter A_SIGNED = 0;
                                                           if (A_SIGNED || B_SIGNED)
parameter B_SIGNED = 0;
                                                                   _TECHMAP_FAIL_ <= 1;
parameter A WIDTH = 1:
                                                           if (A WIDTH < 10 && B WIDTH < 10)
parameter B_WIDTH = 1;
                                                                   TECHMAP FATL <= 1:
parameter Y WIDTH = 1:
                                                   end
input [A_WIDTH-1:0] A;
                                                   \$__add_wrapper #(
input [B WIDTH-1:0] B:
                                                           .A_SIGNED(A_SIGNED),
output [Y_WIDTH-1:0] Y;
                                                           .B_SIGNED(B_SIGNED),
                                                           .A_WIDTH(A_WIDTH),
wire [47:0] A 48 = A:
                                                           .B WIDTH(B WIDTH).
wire [47:0] B_48 = B;
                                                           .Y_WIDTH(Y_WIDTH)
wire [47:0] Y 48:
                                                   ) TECHMAP REPLACE (
assign Y = Y_48;
                                                           .A(A 48).
                                                           .B(B_48),
wire [1023:0] TECHMAP DO = "proc: clean":
                                                           .Y(Y 48)
                                                   );
```

Example: DSP48_MACC - 4/13

Extract: macc_xilinx_xmap.v

```
module DSP48_MACC (a, b, c, y);
input [17:0] a;
input [24:0] b;
input [47:0] c;
output [47:0] y;
assign y = a*b + c;
endmodule
```

.. simply use the same wrapping commands on this module as on the design to create a template for the extract command.

Example: DSP48_MACC -5/13

Unwrapping multipliers: macc_xilinx_unwrap_map.v

```
module \$__mul_wrapper (A, B, Y);
                                                   \$mul #(
                                                            .A_SIGNED(A_SIGNED),
parameter A SIGNED = 0:
                                                            .B SIGNED(B SIGNED).
parameter B_SIGNED = 0;
                                                            .A_WIDTH(A_WIDTH),
parameter A_WIDTH = 1;
                                                            .B_WIDTH(B_WIDTH),
parameter B WIDTH = 1:
                                                            .Y WIDTH(Y WIDTH)
parameter Y_WIDTH = 1;
                                                   ) _TECHMAP_REPLACE_ (
                                                            .A(A ORIG).
input [17:0] A;
                                                            .B(B ORIG).
input [24:0] B;
                                                            .Y(Y_ORIG)
output [47:0] Y:
                                                   ):
wire [A_WIDTH-1:0] A_ORIG = A;
                                                   endmodule
wire [B WIDTH-1:0] B ORIG = B:
wire [Y_WIDTH-1:0] Y_ORIG;
assign Y = Y ORIG:
```

Example: DSP48_MACC -6/13

Unwrapping adders: macc_xilinx_unwrap_map.v

```
\$add #(
module \$__add_wrapper (A, B, Y);
                                                            .A_SIGNED(A_SIGNED),
parameter A SIGNED = 0:
                                                            .B SIGNED(B SIGNED).
parameter B_SIGNED = 0;
                                                            .A_WIDTH(A_WIDTH),
parameter A_WIDTH = 1;
                                                            .B_WIDTH(B_WIDTH),
parameter B WIDTH = 1:
                                                            .Y WIDTH(Y WIDTH)
parameter Y_WIDTH = 1;
                                                   ) _TECHMAP_REPLACE_ (
                                                            .A(A ORIG).
input [47:0] A;
                                                            .B(B ORIG).
input [47:0] B;
                                                            .Y(Y_ORIG)
output [47:0] Y:
                                                   ):
wire [A_WIDTH-1:0] A_ORIG = A;
                                                   endmodule
wire [B WIDTH-1:0] B ORIG = B:
wire [Y_WIDTH-1:0] Y_ORIG;
assign Y = Y ORIG:
```


Example: DSP48_MACC - 7/13

test1

```
module test1(a, b, c, d, e, f, y);
  input [19:0] a, b, c;
  input [15:0] d, e, f;
  output [41:0] y;
  assign y = a*b + c*d + e*f;
endmodule
```


test2

```
module test2(a, b, c, d, e, f, y);
   input [19:0] a, b, c;
   input [15:0] d, e, f;
   output [41:0] y;
   assign y = a*b + (c*d + e*f);
endmodule
```




read verilog macc xilinx test.v


Example: DSP48_MACC - 8/13



Example: DSP48_MACC - 9/13


Wrapping in test1:






Example: DSP48_MACC -10/13

Wrapping in test2:







Example: DSP48 $_$ MACC – 11/13

Extract in test1:

```
design -push
read_verilog macc_xilinx_xmap.v
techmap -map macc_xilinx_swap_map.v
techmap -map macc_xilinx_wrap_map.v;;
design -save __macc_xilinx_xmap
design -pop
```

```
extract -constports -ignore_parameters \
    -map %__macc_xilinx_xmap \
    -swap $__add_wrapper A,B ;;
```







Example: DSP48_MACC - 12/13

Extract in test2:


design -push
read_verilog macc_xilinx_xmap.v
techmap -map macc_xilinx_swap_map.v
techmap -map macc_xilinx_wrap_map.v;;
design -save __macc_xilinx_xmap
design -pop





Example: DSP48_MACC - 13/13

Unwrap in test2:



Subsection 4

Automatic design changes

of Section 4

Yosys by example - Advanced Synthesis

Changing the design from Yosys

Yosys commands can be used to change the design in memory. Examples of this are:

Changes in design hierarchy

Commands such as flatten and submod can be used to change the design hierarchy, i.e. flatten the hierarchy or moving parts of a module to a submodule. This has applications in synthesis scripts as well as in reverse engineering and analysis.

Behavioral changes

Commands such as techmap can be used to make behavioral changes to the design, for example changing asynchonous resets to synchronous resets. This has applications in design space exploration (evaluation of various architectures for one circuit).

Example: Async reset to sync reset

The following techmap map file replaces all positive-edge async reset flip-flops with positive-edge sync reset flip-flops. The code is taken from the example Yosys script for ASIC synthesis of the Amber ARMv2 CPU.

```
(* techmap_celltype = "$adff" *)
                                                    // ..continued..
module adff2dff (CLK, ARST, D, O):
    parameter WIDTH = 1;
                                                        always @(posedge CLK)
    parameter CLK_POLARITY = 1;
                                                            if (ARST)
    parameter ARST POLARITY = 1:
                                                                O <= ARST VALUE:
    parameter ARST_VALUE = 0;
                                                            else
                                                                 <= D:
    input CLK, ARST;
    input [WIDTH-1:0] D;
                                                    endmodule
    output reg [WIDTH-1:0] 0;
    wire [1023:0] TECHMAP DO = "proc":
    wire _TECHMAP_FAIL_ = !CLK_POLARITY || !ARST_POLARITY;
```

Summary

- A lot can be achived in Yosys just with the standard set of commands.
- The commands techmap and extract can be used to prototype many complex synthesis tasks.

Questions?

http://www.clifford.at/yosys/

Section 5

Yosys by example – Beyond Synthesis

Overview

This section contains 2 subsections:

- Interactive Design Investigation
- Symbolic Model Checking

Subsection 1

Interactive Design Investigation

of Section 5


Yosys by example – Beyond Synthesis

Interactive Design Investigation

Yosys can also be used to investigate designs (or netlists created from other tools).

- The selection mechanism (see slides "Using Selections"), especially
 patterns such as %ci and %co, can be used to figure out how parts of
 the design are connected.
- Commands such as submod, expose, splice, ... can be used to transform the design into an equivialent design that is easier to analyse.
- Commands such as eval and sat can be used to investigate the behavior of the circuit.

Example: Reorganizing a module



Example: Analysis of circuit behavior

```
> read verilog scrambler.v
> hierarchy; proc;; cd scrambler
> submod -name xorshift32 xs %c %ci %D %c %ci:+[D] %D %ci*:-$dff xs %co %ci %d
> cd xorshift32
> rename n2 in
> rename n1 out
> eval -set in 1 -show out
Eval result: \setminusout = 270369.
> eval -set in 270369 -show out
Eval result: \setminusout = 67634689.
> sat -set out 632435482
Signal Name
                                Hex
                                                                              Bin
                            Dec
                      745495504 2c6f5bd0
\in
                                                001011000110111101011011111010000
                      632435482 25b2331a
                                                00100101101100100011001100011010
\out
```

Subsection 2

Symbolic Model Checking

of Section 5

Yosys by example - Beyond Synthesis

Symbolic Model Checking

Symbolic Model Checking (SMC) is used to formally prove that a circuit has (or has not) a given property.

One application is Formal Equivalence Checking: Proving that two circuits are identical. For example this is a very useful feature when debugging custom passes in Yosys.

Other applications include checking if a module conforms to interface standards.

The sat command in Yosys can be used to perform Symbolic Model Checking.

Example: Formal Equivalence Checking (1/2)

Remember the following example?

```
module \$add (A. B. Y):
parameter A SIGNED = 0:
parameter B SIGNED = 0:
parameter A_WIDTH = 1;
parameter B_WIDTH = 1;
parameter Y WIDTH = 1:
input [A_WIDTH-1:0] A;
input [B WIDTH-1:0] B:
output [Y WIDTH-1:0] Y:
generate
 if ((A WIDTH == 32) && (B WIDTH == 32))
    begin
      wire [16:0] S1 = A[15:0] + B[15:0];
      wire [15:0] S2 = A[31:16] + B[31:16] + S1[16]:
     assign Y = \{S2[15:0], S1[15:0]\};
    end
 else
    wire TECHMAP FAIL = 1:
endgenerate
```

```
read_verilog techmap_01.v
hierarchy -check -top test
techmap -map techmap_01_map.v;;
```

Lets see if it is correct...

endmodule

Example: Formal Equivalence Checking (2/2)

```
# read test design
read_verilog techmap_01.v
hierarchy -top test
# create two version of the design: test_orig and test_mapped
copy test test orig
rename test test mapped
# apply the techmap only to test mapped
techmap -map techmap 01 map.v test mapped
# create a miter circuit to test equivialence
miter -equiv -make assert -make outputs test orig test mapped miter
flatten miter
# run equivialence check
sat -verify -prove-asserts -show-inputs -show-outputs miter
. . .
```

Solving problem with 945 variables and 2505 clauses.. SAT proof finished - no model found: SUCCESS!

Example: Symbolic Model Checking (1/2)

The following AXI4 Stream Master has a bug. But the bug is not exposed if the slave keeps tready asserted all the time. (Something a test bench might do.)

Symbolic Model Checking can be used to expose the bug and find a sequence of values for tready that yield the incorrect behavior.

```
module axis_master(aclk, aresetn, tvalid, tready, tdata);
                                                                       module axis_test(aclk, tready);
    input aclk, aresetn, tready;
                                                                           input aclk, tready;
    output reg tvalid;
                                                                           wire aresetn, tvalid;
    output reg [7:0] tdata;
                                                                           wire [7:0] tdata;
    reg [31:0] state;
                                                                           integer counter = 0;
    always @(posedge aclk) begin
                                                                           reg aresetn = 0;
       if (!aresetn) begin
                                                                           axis_master uut (aclk, aresetn, tvalid, tready, tdata);
            state <= 314159265;
            tvalid <= 0:
            tdata <= 'bx:
                                                                           always @(posedge aclk) begin
       end else begin
                                                                               if (aresetn && tready && tvalid) begin
            if (tvalid && tready)
                                                                                   if (counter == 0) assert(tdata == 19);
                tvalid <= 0;
                                                                                   if (counter == 1) assert(tdata == 99):
            if (!tvalid || !tready) begin
                                                                                   if (counter == 2) assert(tdata == 1):
                          ^- should be not inverted!
                                                                                   if (counter == 3) assert(tdata == 244):
                state = state ^ state << 13;
                                                                                   if (counter == 4) assert(tdata == 133);
                                                                                   if (counter == 5) assert(tdata == 209);
                state = state ^ state >> 7:
                state = state ^ state << 17:
                                                                                   if (counter == 6) assert(tdata == 241):
                if (state[9:8] == 0) begin
                                                                                   if (counter == 7) assert(tdata == 137):
                                                                                   if (counter == 8) assert(tdata == 176):
                    tvalid <= 1:
                    tdata <= state:
                                                                                   if (counter == 9) assert(tdata == 6):
                                                                                   counter <= counter + 1:
                end
            end
        end
                                                                               aresetn <= 1:
endmodule
                                                                       endmodule
```

Example: Symbolic Model Checking (2/2)

```
read_verilog -sv axis_master.v axis_test.v
hierarchy -top axis_test
proc; flatten;;
sat -seq 50 -prove-asserts
```

...with unmodified axis_master.v:

```
Solving problem with 159344 variables and 442126 clauses.. SAT proof finished – model found: FAIL!
```

...with fixed axis_master.v:

```
Solving problem with 159144 variables and 441626 clauses.. SAT proof finished – no model found: SUCCESS!
```

Summary

- Yosys provides useful features beyond synthesis.
- The commands sat and eval can be used to analyse the behavior of a circuit.
- The sat command can also be used for symbolic model checking.
- This can be useful for debugging and testing designs and Yosys extensions alike.


Questions?

http://www.clifford.at/yosys/

Section 6


Writing Yosys extensions in C++

Program Components and Data Formats




Simplified RTLIL Entity-Relationship Diagram

Between passes and frontends/backends the design is stored in Yosys' internal RTLIL (RTL Intermediate Language) format. For writing Yosys extensions it is key to understand this format.



RTLIL without memories and processes

After the commands proc and memory (or memory -nomap), we are left with a much simpler version of RTLIL:



Many commands simply choose to only work on this simpler version:

For simplicity we only discuss this version of RTLIL in this presentation.

Using dump and show commands

- The dump command prints the design (or parts of it) in ILANG format. This is a text representation of RTLIL.
- The show command visualizes how the components in the design are connected.

When trying to understand what a command does, create a small test case and look at the output of dump and show before and after the command has been executed.

The RTLIL Data Structures

The RTLIL data structures are simple structs utilizing C++ std:: containers.

- Most operations are performed directly on the RTLIL structs without setter or getter functions.
- In debug builds a consistency checker is run over the in-memory design between commands to make sure that the RTLIL representation is intact.
- Most RTLIL structs have helper methods that perform the most common operations.

See yosys/kernel/rtlil.h for details.

RTLIL::IdString

RTLIL::IdString is a simple wrapper for std::string. It is used for names of RTLIL objects.

The first character of a RTLIL::IdString specifies if the name is *public* or *private*:

- RTLIL::IdString[0] == '\\':
 This is a public name. Usually this means it is a name that was declared in a Verilog file.
- RTLIL::IdString[0] == '\$':
 This is a private name. It was assigned by Yosys.

Use the NEW_ID macro to create a new unique private name.

RTLIL::Design and RTLIL::Module

The RTLIL::Design and RTLIL::Module structs are the top-level RTLIL data structures.

Yosys always operates on one active design, but can hold many designs in memory.

```
struct RTLIL::Design {
    std::map<RTLIL::IdString, RTLIL::Module*> modules;
    ...
};

struct RTLIL::Module {
    RTLIL::IdString name;
    std::map<RTLIL::IdString, RTLIL::Wire*> wires;
    std::map<RTLIL::IdString, RTLIL::Cell*> cells;
    std::vector<RTLIL::SigSig> connections;
    ...
};
```

The RTLIL::Wire Structure

struct RTLIL::Wire {

Each wire in the design is represented by a RTLIL::Wire struct:

RTLIL::State and RTLIL::Const.

The RTLIL::State enum represents a simple 1-bit logic level:

```
enum RTLIL::State {
    S0 = 0,
    S1 = 1,
    Sx = 2, // undefined value or conflict
    Sz = 3, // high-impedance / not-connected
    Sa = 4, // don't care (used only in cases)
    Sm = 5 // marker (used internally by some passes)
};
```

The RTLIL::Const struct represents a constant multi-bit value:

```
struct RTLIL::Const {
    std::vector<RTLIL::State> bits;
    ...
};
```

Notice that Yosys is not using special VCC or GND driver cells to represent constants. Instead constants are part of the RTLIL representation itself.

The RTLIL::SigSpec Structure

The RTLIL::SigSpec struct represents a signal vector. Each bit can either be a bit from a wire or a constant value. Consecutive bits from a wire or consecutive constant bits are consolidated into a RTLIL::SigChunk:

```
struct RTLIL::SigChunk {
   RTLIL::Wire *wire;
   RTLIL::Const data; // only used if wire == NULL
   int width, offset;
   ...
};
struct RTLIL::SigSpec {
   std::vector<RTLIL::SigChunk> chunks; // LSB at index 0
   int width;
   ...
};
```

The RTLIL::SigSpec struct has a ton of additional helper methods to compare, analyze, and manipulate instances of RTLIL::SigSpec.

The RTLIL::Cell Structure(1/2)

The RTLIL::Cell struct represents an instance of a module or library cell. The ports of the cell are associated with RTLIL::SigSpec instances and the parameters are associated with RTLIL::Const instances:

```
struct RTLIL::Cell {
   RTLIL::IdString name, type;
   std::map<RTLIL::IdString, RTLIL::SigSpec> connections;
   std::map<RTLIL::IdString, RTLIL::Const> parameters;
   ...
};
```

The type may refer to another module in the same design, a cell name from a cell library, or a cell name from the internal cell library:

Snot \$pos \$bu0 \$neg \$and \$or \$xor \$xnor \$reduce_and \$reduce_or \$reduce_xor \$reduce_xor
\$reduce_bool \$shl \$shr \$sshl \$sshr \$lt \$le \$eq \$ne \$eqx \$nex \$ge \$gt \$add \$sub \$mul \$div \$mod
\$pow \$logic_not \$logic_and \$logic_or \$mux \$pmux \$slice \$concat \$safe_pmux \$lut \$assert \$sr \$dff
\$dffsr \$adff \$dlatch \$dlatchsr \$memrd \$memwr \$mem \$fsm \$_INV_ \$_AND_ \$_OR_ \$_XOR_ \$_MUX_ \$_SR_NN_
\$_SR_NP_ \$_SR_PN_ \$_SR_PP_ \$_DFF_N_ \$_DFF_P_ \$_DFF_NNO_ \$_DFF_NN1_ \$_DFF_NPO_ \$_DFF_NP1_ \$_DFF_NPO_
\$_DFF_PN1_ \$_DFF_PN0_ \$_DFF_NP1_ \$_DFFSR_NNP_ \$_DFFSR_NPP_ \$_DFFSR_NPP_ \$_DFFSR_NPP_
\$_DFFSR_PNP_ \$_DFFSR_PPN_ \$_DLATCH_N_ \$_DLATCH_P_ \$_DLATCHSR_NNN_ \$_DLATCHSR_NNP_
\$_DLATCHSR_NNP_ \$_DLATCHSR_NPP_ \$_DLATCHSR_PPN_ \$_DLATCHSR_PPN_ \$_DLATCHSR_PPP_ \$_DLATC

The RTLIL::Cell Structure(2/2)

Simulation models (i.e. documentation :-) for the internal cell library:

```
yosys/techlibs/common/simlib.v and yosys/techlibs/common/simcells.v
```

The lower-case cell types (such as \$and) are parameterized cells of variable width. This so-called *RTL Cells* are the cells described in simlib.v.

The upper-case cell types (such as \$_AND_) are single-bit cells that are not parameterized. This so-called *Internal Logic Gates* are the cells described in simcells.v.

The consistency checker also checks the interfaces to the internal cell library. If you want to use private cell types for your own purposes, use the \$__-prefix to avoid name collisions.

Connecting wires or constant drivers

Additional connections between wires or between wires and constants are modelled using RTLIL::Module::connections:

```
typedef std::pair<RTLIL::SigSpec, RTLIL::SigSpec> RTLIL::SigSig;
struct RTLIL::Module {
    ...
    std::vector<RTLIL::SigSig> connections;
    ...
};
```

RTLIL::SigSig::first is the driven signal and RTLIL::SigSig::second is the driving signal. Example usage (setting wire foo to value 42):

```
\label{lem:module-connections.push_back(RTLIL::SigSig(module->wires.at("\foo"), $$RTLIL::SigSpec(42, module->wires.at("\foo")->width)));
```

Creating modules from scratch

Let's create the following module using the RTLIL API:

```
module absval(input signed [3:0] a, output [3:0] v);
    assign v = a[3] ? -a : a;
endmodule
RTLIL::Module *module = new RTLIL::Module:
module->name = "\\absval";
RTLIL::Wire *a = module->new wire(4. "\\a"):
a->port_input = true;
a->port_id = 1;
RTLIL::Wire *v = module->new wire(4. "\\v"):
v->port_output = true;
v - port_id = 2;
RTLIL::Wire *a_inv = module->new_wire(4, NEW_ID);
module->addNeg(NEW_ID, a, a_inv, true);
module->addMux(NEW ID. a. a inv. RTLIL::SigSpec(a. 1. 3). v):
```

Modifying modules

Most commands modify existing modules, not create new ones. When modifying existing modules, stick to the following DOs and DON'Ts:

- Do not remove wires. Simply disconnect them and let a successive clean command worry about removing it.
- Use module->fixup_ports() after changing the port_* properties of wires.
- You can safely remove cells or change the connetions property of a cell, but be careful when changing the size of the SigSpec connected to a cell port.
- Use the SigMap helper class (see next slide) when you need a unique handle for each signal bit.

Using the SigMap helper class

Consider the following module:

```
module test(input a, output x, y);
   assign x = a, y = a;
endmodule
```

In this case a, x, and y are all different names for the same signal. However:

```
RTLIL::SigSpec a(module->wires.at("\\a")), x(module->wires.at("\\x")), y(module->wires.at("\\y"));  \log(\text{module-} \text{wires.at("\\y")}); \\ \log(\text{module-} \text{wires.at("\\y")}); \\ \log(\text{module-} \text{module-} \text{wires.at("\\y")}); \\ \log(\text{module-} \text{module-} \text{module-} \text{wires.at("\\y")}); \\ \log(\text{module-} \text{module-} \text{module-} \text{module-} \text{wires.at("\\y")}); \\ \log(\text{module-} \text{module-} \text{
```

The SigMap helper class can be used to map all such aliasing signals to a unique signal from the group (usually the wire that is directly driven by a cell or port).

```
SigMap sigmap(module); log("%d_%d_%d^n", sigmap(a) == sigmap(x), sigmap(x) == sigmap(y), \\ sigmap(y) == sigmap(a)); // will print "1 1 1"
```

Printing log messages

The log() function is a printf()-like function that can be used to create log messages.

Use log_signal() to create a C-string for a SigSpec object⁵:

```
log("Mapped_signal_x:_%s\n", log_signal(sigmap(x)));
```

Use RTLIL::id2cstr() to create a C-string for an RTLIL::IdString:

```
log("Name_of_this_module:_%s\n", RTLIL::id2cstr(module->name));
```

Use log_header() and log_push()/log_pop() to structure log messages:

```
log_header("Doing_important_stuff!\n");
log_push();
for (int i = 0; i < 10; i++)
    log("Log_message_#%d.\n", i);
log_pop();</pre>
```

⁵The pointer returned by log_signal() is automatically freed by the log framework at a later time

Error handling

Use log_error() to report a non-recoverable error:

Use log_cmd_error() to report a recoverable error:

```
if (design->selection_stack.back().empty())
    log_cmd_error("This_command_can't_operator_on_an_empty_selection!\n");
```

Use log_assert() and log_abort() instead of assert() and abort().

Creating a command

Simply create a global instance of a class derived from Pass to create a new yosys command:

```
#include "kernel/rtlil.h"
#include "kernel/register.h"
#include "kernel/log.h"
struct MyPass : public Pass {
    MvPass() : Pass("my_cmd", "just_a_simple_test") { }
    virtual void execute(std::vector<std::string> args. RTLIL::Design *design)
    {
        log("Arguments to mv_cmd:\n");
        for (auto &arg : args)
            log("...%s\n", arg.c_str());
        log("Modules_in_current_design:\n");
        for (auto &mod : design->modules)
            log("__%s_(%zd_wires,_%zd_cells)\n", RTLIL::id2cstr(mod.first),
                    mod.second->wires.size(), mod.second->cells.size());
    }
} MvPass;
```

Creating a plugin

Yosys can be extended by adding additional C++ code to the Yosys code base, or by loading plugins into Yosys.

Use the following command to compile a Yosys plugin:

Load the plugin using the yosys -m option:

```
yosys -m ./my_cmd.so -p 'my_cmd foo bar'
```

Summary

- Writing Yosys extensions is very straight-forward.
- ... and even simpler if you don't need RTLIL::Memory or RTLIL::Process objects.
- Writing synthesis software? Consider learning the Yosys API and make your stuff part of the Yosys framework.

Questions?

http://www.clifford.at/yosys/