

Applications

Algorithms

Compilers

Instruction Set Architecture

Microarchitecture

VLSI

Sea of Transistors

Cycle Level

- Behavior
- Timing

Applications

Algorithms

Compilers

Instruction Set Architecture

Microarchitecture

VLSI

Sea of Transistors

Functional Level

Behavior

Cycle Level


- Behavior
- Timing

Register Transfer Level

- Behavior
- Timing
- Physical Resources



Modeling Towards Layout



Functional Level

Algorithm and ISA Development

Cycle Level

Design Space Exploration

Register Transfer Level

Area/Energy/Timing Validation and Prototype Development

MATLAB/Python Algorithm or C++ Instruction Set Simulator

C++ Computer Architecture Simulation Framework (Object-Oriented)

Verilog or VHDL Design with EDA Toolflow (Concurrent-Structural)

Functional Level

Algorithm and ISA Development

Cycle Level

Design Space Exploration

Register Transfer Level

Area/Energy/Timing Validation and Prototype Development

Different languages, patterns, and tools!

The Computer Architecture Research Methodology Gap

Functional Level

Algorithm and ISA Development

Cycle Level

Design Space Exploration

Register Transfer Level

Area/Energy/Timing Validation and Prototype Development

(Liberty, Cascade, Systeme)	
 Unified Modeling Languages (SystemC) 	Unified design environment for FL, CL, RTL

Consistent interfaces across abstractions

Concurrent-Structural Modeling

Hibarty Cascado Systam()


(Liberty, BlueSpec)

 Hardware Generation Languages (Chisel, Genesis2, BlueSpec, MyHDL)
 Productive RTL design space exploration


HDL-Integrated Simulation Frameworks Productive RTL validation and cosimulation (Cascade)

Latency-Insensitive Interfaces
 Component and test bench reuse


A Python EDSL for concurrent-structural hardware modeling




- A Python EDSL for concurrent-structural hardware modeling
- A Python API for analyzing models described in the PyMTL EDSL




- A Python EDSL for concurrent-structural hardware modeling
- A Python API for analyzing models described in the PyMTL EDSL
- A Python tool for simulating PyMTL FL, CL, and RTL models



- A Python EDSL for concurrent-structural hardware modeling
- A Python API for analyzing models described in the PyMTL EDSL
- A Python tool for simulating PyMTL FL, CL, and RTL models
- A Python tool for translating PyMTL RTL models into Verilog




- A Python EDSL for concurrent-structural hardware modeling
- A Python API for analyzing models described in the PyMTL EDSL
- A Python tool for simulating PyMTL FL, CL, and RTL models
- A Python tool for translating PyMTL RTL models into Verilog
- A Python testing framework for model validation








Model















def max_unit(input_list):
 return max(input_list)

$$[3, 1, 2, 0] \longrightarrow f(x) \longrightarrow 3$$

class MaxUnitFL(Model):



```
def max_unit( input_list ):
  return max( input_list )
                                        [3, 1, 2, 0] \longrightarrow f(x) \longrightarrow 3
class MaxUnitFL( Model ):
  def __init__( s, nbits, nports ):
    dtype = Bits( nbits )
    s.in_ = InPort[nports]( dtype )
    s.out = OutPort( dtype )
                                                         f(x)
```

```
def max_unit( input_list ):
  return max( input_list )
                                        [3, 1, 2, 0] \longrightarrow f(x) \longrightarrow 3
class MaxUnitFL( Model ):
  def __init__( s, nbits, nports ):
    s.in_ = InPort[nports]( nbits )
    s.out = OutPort( nbits )
                                                          f(x)
```

```
def max_unit( input_list ):
  return max( input_list )
                                        [3, 1, 2, 0] \longrightarrow f(x) \longrightarrow 3
class MaxUnitFL( Model ):
  def __init__( s, nbits, nports ):
    s.in_ = InPort[nports]( nbits )
    s.out = OutPort( nbits )
                                                         f(x)
    @s.tick_fl
    def logic():
```

```
def max unit( input list ):
  return max( input_list )
                                       [3, 1, 2, 0] \longrightarrow f(x) \longrightarrow 3
class MaxUnitFL( Model ):
  def __init__( s, nbits, nports ):
    s.in_ = InPort[nports]( nbits )
    s.out = OutPort( nbits )
    @s.tick fl
    def logic():
       s.out.next = max( s.in_ )
```

```
def sorter network( input list ):
  return sorted( input_list )
                                       [3, 1, 2, 0] \longrightarrow f(x) \longrightarrow [0, 1, 2, 3]
class MaxUnitFL( Model ):
  def __init__( s, nbits, nports ):
    s.in_ = InPort[nports]( nbits )
    s_out = OutPort( nbits )
    @s.tick fl
    def logic():
      s.out.next = max( s.in_ )
```