

```
Pydgin ADL
                           class State( object ):
     State
   Encoding
                             def init ( self, memory, reset addr=0x400 ):
   Semantics
                                self.pc = reset addr
                                self.rf = ArmRegisterFile( self, num regs=16 )
                                self.mem = memory
    Pydgin
                 Pydgin
   Interpreter
                  JIT
                                self.rf[ 15 ] = reset addr
               Annotations
     Loop
                                # current program status register (CPSR)
                                self.N = 0b0
                                                     # Negative condition
Python
           RPython
                                self.Z = 0b0
                                                     # Zero condition
 ISS
          Translation
                                self.C = 0b0
                                                     # Carry condition
           Toolchain
Script
                                self.V = 0b0
                                                     # Overflow condition
                              def fetch pc( self ):
                                return self.pc
    Pydgin
                 Pydgin
     ISS
                 DBT-ISS
   Executable
                Executable
```

```
Pydgin ADL
                  encodings = [
   State
  Encoding
                    ['nop',
                           '0000000000000000000000000000000000000'],
  Semantics
                    ['mul',
                           'xxxx00000000xxxxxxxxxxxxxx1001xxxx'],
                    ['umull', 'xxxx0000100xxxxxxxxxxxxx1001xxxx'],
                    ['adc',
                           Pydgin
           Pydgin
                    ['add',
                           Interpreter
            JIT
                    ['and',
                          Annotations
   Loop
                    Γ'b',
                           ['bl',
                          ['bic',
                          Python
       RPython
                    ['bkpt',
                          '111000010010xxxxxxxxxxxxxxxx0111xxxx'],
ISS
      Translation
       Toolchain
Script
                    ['teq',
                          ['tst',
                           Pydgin
           Pydgin
   ISS
           DBT-ISS
  Executable
          Executable
```

```
Pydgin ADL
       State
     Encoding
     Semantics
                        Pydgin
      Pydgin
    Interpreter
                          JIT
                     Annotations
       Loop
Python
               RPython
 ISS
              Translation
               Toolchain
Script
      Pydgin
                        Pydgin
        ISS
                       DBT-ISS
    Executable
                      Executable
```

```
def execute add( s, inst ):
  if condition passed( s, inst.cond ):
    a, = s.rf[inst.rn]
    b, = shifter operand(s, inst)
    result = a + b
    s.rf[ inst.rd ] = trim 32(result)
    if inst.S:
     # . . .
      s.N = (result >> 31)&1
      s.Z = trim 32(result) == 0
      s.C = carry from(result)
      s.V = overflow from(a, b, result)
    if inst.rd == 15:
      return
 s.rf[PC] = s.fetch pc() + 4
```

```
Pydgin ADL
State
```

Executable


ARM ISA MANUAL SPEC


```
if ConditionPassed(cond) then
 Rd = Rn + shifter_operand
 if S == 1 and Rd == R15 then
   if CurrentModeHasSPSR() then
     CPSR = SPSR
   else UNPREDICTABLE
 else if S == 1 then
   N Flag = Rd[31]
   Z Flag = if Rd == 0 then 1 else 0
   C Flag = CarryFrom(Rn + shifter_operand)
   V Flag = OverflowFrom(Rn + shifter_operand)
```

Executable

```
if condition passed( s, inst.cond ):
      = s.rf[ inst.rn ]
  b, = shifter operand( s, inst )
  result = a + b
  s.rf[ inst.rd ] = trim 32(result)
  if inst.S:
   # ...
    s.N = (result >> 31)&1
    s.Z = trim 32(result) == 0
    s.C = carry from(result)
    s.V = overflow from(a, b, result)
  if inst.rd == 15:
    return
s.rf[PC] = s.fetch pc() + 4
```

def execute add(s, inst):







```
def instruction set interpreter( memory ):
 state = State( memory )
 while True:
   pc = state.fetch pc()
   inst = memory[ pc ] # fetch
   execute = decode( inst ) # decode
   execute( state, inst ) # execute
```


```
Pydgin ADL
       State
     Encoding
    Semantics
      Pydgin
                        Pydgin
    Interpreter
                          JIT
                     Annotations
       Loop
Python
               RPython
 ISS
              Translation
               Toolchain
Script
      Pydgin
                        Pydgin
        ISS
                       DBT-ISS
    Executable
                      Executable
```

```
def instruction set interpreter( memory ):
 state = State( memory )
 while True:
          = state.fetch pc()
   рс
   inst = memory[ pc ] # fetch
   execute = decode( inst ) # decode
   execute( state, inst ) # execute
```

> python iss.py arm_binary










```
def instruction set interpreter( memory ):
 state = State( memory )
 while True:
   pc = state.fetch pc()
   inst = memory[ pc ] # fetch
   execute = decode( inst ) # decode
   execute( state, inst ) # execute
```

```
Pydgin ADL
       State
     Encoding
     Semantics
      Pydgin
                        Pydgin
    Interpreter
                          JIT
       Loop
                     Annotations
Python
               RPython
 ISS
              Translation
               Toolchain
Script
      Pydgin
                        Pydgin
        ISS
                       DBT-ISS
    Executable
                      Executable
```


```
jd = JitDriver( greens = ['pc'],
               reds = ['state'] )
def instruction set interpreter( memory ):
 state = State( memory )
 while True:
   jd.jit merge point( s.fetch pc(), state )
   pc = state.fetch pc()
   inst = memory[ pc ] # fetch
   execute = decode( inst ) # decode
   execute( state, inst ) # execute
   if state.fetch_pc() < pc:</pre>
     jd.can enter jit( s.fetch pc(), state )
```









Creating a competitive JIT requires additional RPython JIT hints:



Creating a competitive JIT requires additional RPython JIT hints:

- + Minimal JIT Annotations
- + Elidable Instruction Fetch
- + Elidable Decode
- + Constant Promotion of PC and Memory
- + Word-Based Target Memory
- + Loop Unrolling in Instruction Semantics
- + Virtualizable PC and Statistics





Two ISSs implemented in Pydgin

- Simplified-MIPS: 87-761 MIPS
- ARMv5


Simplifications


- GCC cross-compiler using newlib
- emulated system calls
- "bare-metal" system (no OS)

ARMv5 ISSs:

- Interpretive: gem5-atomic, pydgin-nojit
- **DBT**: simit-jit, pydgin-jit, qemu*

(* not fully observable)





gem5

pydgin-nojit

