

Pydgin Framework



Pydgin Framework




Pydgin ADL: ARMv5 Architectural State

```
Pydgin ADL
                            class State( object ):
     State
   Encoding
                              def init ( self, memory, reset addr=0x400 ):
   Semantics
                                self.pc = reset addr
                                self.rf = ArmRegisterFile( self, num regs=16 )
                                self.mem = memory
                 Pydgin
    Pydgin
   Interpreter
                  JIT
                                self.rf[ 15 ] = reset addr
               Annotations
     Loop
                                # current program status register (CPSR)
                                self.N
                                          = 0b0
                                                      # Negative condition
Python
           RPvthon
                                self.Z = 0b0
                                                      # Zero condition
 ISS
          Translation
                                self.C = 0b0
                                                      # Carry condition
           Toolchain
Script
                                self.V = 0b0
                                                      # Overflow condition
                              def fetch pc( self ):
                                return self.pc
    Pydgin
                 Pydgin
      ISS
                 DBT-ISS
   Executable
                Executable
```

Pydgin ADL: ARMv5 Encodings

```
Pydgin ADL
                encodings = [
  State
  Encoding
                 Semantics
                       'xxxx00000000xxxxxxxxxxxxx1001xxxx'],
                 ['mul',
                 ['umull', 'xxxx0000100xxxxxxxxxxxxx1001xxxx'],
                       ['adc',
  Pydgin
         Pydgin
                 ['add',
                       Interpreter
          JIT
                 ['and',
                       Annotations
   Loop
                 ['b',
                       ['bl',
                 ['bic',
                       Python
      RPython
                 ['bkpt',
                       '111000010010xxxxxxxxxxxxxxx0111xxxx'],
     Translation
ISS
      Toolchain
Script
                 ['teq',
                       ['tst',
                       Pydgin
         Pydgin
   ISS
         DBT-ISS
 Executable
         Executable
```

Pydgin ADL: ARMv5 Instruction Semantics



```
def execute add( s, inst ):
  if condition passed( s, inst.cond ):
    a, = s.rf[inst.rn]
    b, = shifter operand( s, inst )
    result = a + b
    s.rf[ inst.rd ] = trim 32(result)
    if inst.S:
      # ...
      s.N = (result >> 31)&1
      s.Z = trim 32(result) == 0
      s.C = carry from(result)
      s.V = overflow from(a, b, result)
    if inst.rd == 15:
      return
  s.rf[PC] = s.fetch pc() + 4
```

Pydgin ADL: ARMv5 Instruction Semantics


```
Pydgin ADL
       State
       ARM ISA MANUAL SPEC
if ConditionPassed(cond) then
 Rd = Rn + shifter operand
 if S == 1 and Rd == R15 then
   if CurrentModeHasSPSR() then
     CPSR = SPSR
   else UNPREDICTABLE
 else if S == 1 then
   N Flag = Rd[31]
   Z Flag = if Rd == 0 then 1 else 0
   C Flag = CarryFrom(Rn + shifter operand)
   V Flag = OverflowFrom(Rn + shifter operand)
```

Executable


Executable

```
def execute add( s, inst ):
  if condition passed( s, inst.cond ):
         = s.rf[ inst.rn ]
    b, = shifter operand( s, inst )
    result = a + b
    s.rf[ inst.rd ] = trim 32(result)
    if inst.S:
      # ...
      s.N = (result >> 31)&1
      s.Z = trim 32(result) == 0
      s.C = carry from(result)
      s.V = overflow_from(a, b, result)
    if inst.rd == 15:
      return
  s.rf[PC] = s.fetch pc() + 4
```

RPython ISS



RPython ISS




```
def instruction_set_interpreter( memory ):
    state = State( memory )

while True:

    pc = state.fetch_pc()

    inst = memory[ pc ]  # fetch
    execute = decode( inst )  # decode
    execute( state, inst )  # execute
```

RPython ISS



```
def instruction_set_interpreter( memory ):
    state = State( memory )


while True:

    pc = state.fetch_pc()


    inst = memory[ pc ]  # fetch
    execute = decode( inst )  # decode
    execute( state, inst )  # execute
```

> python iss.py arm_binary


The RPython Translation Toolchain



The RPython Translation Toolchain



RPython ISS with JIT Annotations




```
def instruction_set_interpreter( memory ):
    state = State( memory )

while True:

    pc = state.fetch_pc()


    inst = memory[ pc ]  # fetch
    execute = decode( inst )  # decode
    execute( state, inst )  # execute
```

RPython ISS with JIT Annotations




```
jd = JitDriver( greens = ['pc'],
               reds = ['state'])
def instruction set interpreter( memory ):
 state = State( memory )
 while True:
   jd.jit_merge_point( s.fetch_pc(), state )
   pc = state.fetch pc()
   inst = memory[ pc ] # fetch
   execute = decode( inst ) # decode
   execute( state, inst ) # execute
   if state.fetch pc() < pc:</pre>
     jd.can_enter_jit( s.fetch_pc(), state )
```


The RPython Translation Toolchain JIT Generator



The RPython Translation Toolchain JIT Generator




JIT Annotations



Creating a competitive JIT requires additional RPython JIT hints:


JIT Annotations



Creating a competitive JIT requires additional RPython JIT hints:

- + Minimal JIT Annotations
- + Elidable Instruction Fetch
- + Elidable Decode
- + Constant Promotion of PC and Memory
- + Word-Based Target Memory
- + Loop Unrolling in Instruction Semantics
- + Virtualizable PC and Statistics

JIT Annotations



Creating a competitive JIT requires additional RPython JIT hints:

- + Minimal JIT Annotations
- + Elidable Instruction Fetch
- + Elidable Decode
- + Constant Promotion of PC and Memory
- + Word-Based Target Memory
- + Loop Unrolling in Instruction Semantics
- + Virtualizable PC and Statistics

See our paper in ISPASS2015 for performance results!