

## Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

## **Continuity of document content**

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

# **Continuity of ordering part numbers**

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



# 4-Mbit (256K × 16) Static RAM

#### **Features**

■ Very high speed: 45 ns■ Temperature range□ Industrial: -40 °C to +85 °C

■ Wide voltage range: 2.20 V to 3.60 V

■ Ultra low standby power

Typical standby current: 2.5 μA

□ Maximum standby current: 7 μA (Industrial)

■ Ultra low active power

□ Typical active current: 3.5 mA at f = 1 MHz

■ Easy memory expansion with CE<sub>1</sub>, CE<sub>2</sub>, and OE Features

■ Automatic power down when deselected

Complementary metal oxide semiconductor (CMOS) for optimum speed and power

 Available in Pb-free 44-pin thin small outline package (TSOP) II package

■ Byte power down feature

## **Functional Description**

The CY621472E30 is a high performance CMOS static RAM (SRAM) organized as 256K words by 16 bits. This device features advanced circuit design to provide ultra low active current. It is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly

reduces power consumption when addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99 percent when deselected ( $\overline{\text{CE}}_1$  HIGH or  $\overline{\text{CE}}_2$  LOW or both BLE and BHE are HIGH). The input and output pins (I/O $_0$  through I/O $_{15}$ ) are placed in a high impedance state when:


- Deselected (CE<sub>1</sub> HIGH or CE<sub>2</sub> LOW)
- Outputs are disabled (OE HIGH)
- <u>Both Byte</u> High Enable and Byte Low Enable are disabled (BHE, BLE HIGH)
- Write operation is active (CE<sub>1</sub> LOW and CE<sub>2</sub> HIGH and WE LOW)

To write to the device, take Chip Enable ( $\overline{\text{CE}}_1$  LOW and  $\text{CE}_2$   $\underline{\text{HIGH}}$ ) and Write Enable ( $\overline{\text{WE}}$ ) inputs LOW. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from I/O pins (I/O $_0$  through I/O $_7$ ) is written into the location specified on the address pins ( $A_0$  through  $A_{17}$ ). If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from I/O pins (I/O $_8$  through I/O $_{15}$ ) is written into the location specified on the address pins ( $A_0$  through  $A_{17}$ ).

To read from the device, tak<u>e</u> Chip Enable ( $\overline{\text{CE}}_1$  LOW and CE<sub>2</sub> HIGH and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified by the address pins appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See the Truth Table on page 11 for a complete description of read and write modes.

For a complete list of related documentation, click here.

## **Logic Block Diagram**





### **Contents**

Product Portfolio	3
Pin Configuration	
Maximum Ratings	4
Operating Range	
Electrical Characteristics	
Capacitance	5
Thermal Resistance	
AC Test Loads and Waveforms	5
Data Retention Characteristics	6
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	11

Ordering Information	12
Ordering Code Definitions	
Package Diagram	
Acronyms	
Document Conventions	
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	16
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	16
Cypress Developer Community	
Technical Support	




### **Product Portfolio**

							F	Power Di	ssipatio	n	
Product	Banga	V <sub>CC</sub> Range (V)			Speed	Operating I <sub>CC</sub> (mA)				Standby I <sub>SB2</sub>	
Floudet	Range				(ns)	f = 1 MHz		f = 1 MHz f = f <sub>max</sub>		(μ <b>Ă</b> )	
		Min	Typ [1]	Max		<b>Typ</b> [1]	Max	<b>Typ</b> [1]	Max	<b>Typ</b> [1]	Max
CY621472E30LL	Industrial	2.2	3.0	3.6	45	3.5	6	15	20	2.5	7

## **Pin Configuration**

Figure 1. 44-pin TSOP II pinout



#### Note

<sup>1.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ)}$ ,  $T_A = 25 \, ^{\circ}C$ .



## **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. User guidelines are not tested. Storage temperature ......-65 °C to +150 °C Ambient temperature with Supply voltage to ground potential .....-0.3 V to +3.9 V (V<sub>CCmax</sub> + 0.3 V) DC Voltage Applied to Outputs in High Z State [2, 3] ...........-0.3 V to 3.9 V (V<sub>CCmax</sub> + 0.3 V)

DC input voltage $^{[2, 3]}$ 0.3 V to 3.9 V ( $V_{CCmax}$ + 0.3	V)
Output current into outputs (LOW)20 n	nΑ
Static discharge voltage (MIL-STD-883, Method 3015) > 2001	٧
Latch up current> 200 n	nΑ

## **Operating Range**

Device	Range	Ambient Temperature	V <sub>CC</sub> [4]	
CY621472E30LL	Industrial	–40 °C to +85 °C	2.2 V to 3.6 V	

#### **Electrical Characteristics**

Over the Operating Range

	B	7	Test Conditions				
Parameter	Description	lest Co	Min	Typ <sup>[5]</sup>	Max	Unit	
V <sub>OH</sub>	Output HIGH voltage	I <sub>OH</sub> = -0.1 mA		2.0	_	_	V
		$I_{OH} = -1.0 \text{ mA}, V_{CO}$	<sub>C</sub> ≥ 2.70 V	2.4	_	_	V
$V_{OL}$	Output LOW voltage	I <sub>OL</sub> = 0.1 mA		_	_	0.4	V
		I <sub>OL</sub> = 2.1 mA, V <sub>CC</sub>	= 2.70 V	_	_	0.4	V
V <sub>IH</sub>	Input HIGH voltage	$V_{CC} = 2.2 \text{ V to } 2.7 \text{ V}$	V	1.8	_	V <sub>CC</sub> + 0.3	V
		V <sub>CC</sub> = 2.7 V to 3.6	V	2.2	_	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage	$V_{CC} = 2.2 \text{ V to } 2.7 \text{ V}$	V	-0.3	_	0.6	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	-0.3	_	0.8	V	
I <sub>IX</sub>	Input leakage current	$GND \le V_1 \le V_{CC}$	-1	_	+1	μА	
I <sub>OZ</sub>	Output leakage current	$GND \le V_O \le V_{CC}, O$	utput Disabled	-1	_	+1	μА
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CC(max)}$ $I_{OUT} = 0 \text{ mA}$	_	15	20	mA
		f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels	_	3.5	6	
I <sub>SB1</sub> <sup>[6]</sup>	Automatic CE power-down current – CMOS inputs	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V, CE}_2 \le 0.2 \text{ V,}$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V, V}_{\text{IN}} \le 0.2 \text{ V,}$ $f = f_{\text{max}}$ (address and data only), $f = 0$ ( $\overline{\text{OE}}$ , $\overline{\text{BHE}}$ , $\overline{\text{BLE}}$ and $\overline{\text{WE}}$ ), $\text{V}_{\text{CC}} = 3.60 \text{ V}$		_	2.5	7	μА
I <sub>SB2</sub> <sup>[6]</sup>	Automatic CE Power down current – CMOS inputs	$\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V}$ $(\overline{BHE} \text{ and } \overline{BLE}) \ge V$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$ $f = 0, V_{CC} = 3.60 \text{ V}$	/ <sub>CC</sub> – 0.2 V,	-	2.5	7	μА

- V<sub>IL(min)</sub> = -2.0 V for pulse durations less than 20 ns.
   V<sub>IH(max)</sub> = V<sub>CC</sub> + 0.75 V for pulse durations less than 20 ns.
   Full device AC operation assumes a minimum of 100 μs ramp time from 0 to V<sub>CC(min)</sub> and 200 μs wait time after V<sub>CC</sub> stabilization.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
- 6. Chip enables ( $\overline{\text{CE}}_1$  and  $\text{CE}_2$ ) need to be tied to CMOS levels to meet the  $I_{SB1}/I_{SB2}/I_{CCDR}$  spec. Other inputs can be left floating.



## Capacitance


Parameter [7]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

## **Thermal Resistance**

Parameter [7]	Description	Test Conditions	44-pin TSOP II Package	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Still Air, soldered on a $3 \times 4.5$ inch, two-layer printed circuit board	77	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		13	°C/W

## **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms



Parameters	2.50 V	3.0 V	Unit
R1	16667	1103	Ω
R2	R2 15385 1554		Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V

#### Note

<sup>7.</sup> Tested initially and after any design or process changes that may affect these parameters.




### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	Min	Typ <sup>[8]</sup>	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention		1.5	_	_	V
I <sub>CCDR</sub> <sup>[9]</sup>	Data retention current	V <sub>CC</sub> = 1.5 V,	_	3	8.8	μА
		$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or CE}_2 \le 0.2 \text{ V or}$				
		$(\overline{BHE} \text{ and } \overline{BLE}) \ge V_{CC} - 0.2 \text{ V},$				
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$				
t <sub>CDR</sub> <sup>[10]</sup>	Chip deselect to data retention time		0	_	-	ns
t <sub>R</sub> <sup>[11]</sup>	Operation recovery time		45	_	-	ns

### **Data Retention Waveform**

Figure 3. Data Retention Waveform [12, 13]



- 8. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
- 9. Chip enables  $(\overline{CE}_1 \text{ and } CE_2)$  need to be tied to CMOS levels to meet the  $I_{SB1}$  /  $I_{SB2}$  /  $I_{CCDR}$  spec. Other inputs can be left floating. 10. Tested initially and after any design or process changes that may affect these parameters. 11. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \ge 100 \, \mu s$  or stable at  $V_{CC(min)} \ge 100 \, \mu s$ .
- 12.  $\overline{\text{CE}}$  refers to the internal logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$  such that when  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW. For all other cases  $\overline{\text{CE}}$  is HIGH.
- 13. BHE BLE is the AND of both BHE and BLE. Deselect the chip by either disabling the chip enable signals or by disabling both BHE and BLE.



## **Switching Characteristics**

Over the Operating Range

Parameter [14]	D	45	ns	
Parameter [14]	Description	Min	Max	Unit
Read Cycle		_	•	
t <sub>RC</sub>	Read cycle time	45	_	ns
t <sub>AA</sub>	Address to data valid	_	45	ns
t <sub>OHA</sub>	Data hold from address change	10	_	ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to data valid	_	45	ns
t <sub>DOE</sub>	OE LOW to data valid	_	22	ns
t <sub>LZOE</sub>	OE LOW to Low Z [15]	5	_	ns
t <sub>HZOE</sub>	OE HIGH to High Z [15, 16]	_	18	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to Low Z <sup>[15]</sup>	10	_	ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH/CE <sub>2</sub> LOW to High Z [15, 16]	_	18	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to Power-up	0	_	ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH/CE <sub>2</sub> LOW to Power-down	_	45	ns
t <sub>DBE</sub>	BLE/BHE LOW to data valid	_	45	ns
t <sub>LZBE</sub>	BLE/BHE LOW to Low Z [15, 17]	5	_	ns
t <sub>HZBE</sub>	BLE/BHE HIGH to High Z [15, 16]	_	18	ns
Write Cycle [18	, 19]		•	_
t <sub>WC</sub>	Write cycle time	45	_	ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to Write End	35	_	ns
t <sub>AW</sub>	Address setup to write end	35	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	_	ns
t <sub>PWE</sub>	WE pulse width	35	_	ns
t <sub>BW</sub>	BLE/BHE LOW to write end	35	_	ns
t <sub>SD</sub>	Data setup to write end	25	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	ns
t <sub>HZWE</sub>	WE LOW to High Z [15, 16]	_	18	ns
t <sub>LZWE</sub>	WE HIGH to Low Z [15]	10	-	ns

 <sup>14.</sup> Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1 V/ns) or less, timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in the Figure 2 on page 5.
 15. At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZDE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any device.
 16. t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZDE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedance state.
 17. If both byte enables are together, this value is 10 ns.

<sup>18.</sup> The internal write time of the memory is defined by the overlap of WE, CE = V<sub>II</sub>, BHE, BLE, or both = V<sub>IL</sub>. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

<sup>19.</sup> The minimum write cycle pulse width for WRITE Cycle 4 ( $\overline{\text{WE}}$  controlled,  $\overline{\text{OE}}$  LOW) should be equal to the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .



## **Switching Waveforms**

Figure 4. Read Cycle No. 1 (Address Transition Controlled)  $^{[20,\,21]}$ 





Figure 5. Read Cycle No. 2 (OE Controlled) [21, 22, 23]



#### Notes

Notes

20. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{|L}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$ , or both =  $V_{|L}$ .

21.  $\overline{WE}$  is HIGH for read cycle.

22.  $\overline{CE}$  refers to the internal logical combination of  $\overline{CE}_1$  and  $\overline{CE}_2$  such that when  $\overline{CE}_1$  is LOW and  $\overline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW. For all other cases  $\overline{CE}$  is HIGH.

23. Address valid before or similar to  $\overline{CE}$  and  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW.



## Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 ( $\overline{\text{WE}}$  Controlled)  $^{[24,\,25,\,26,\,27]}$ 





Figure 7. Write Cycle No. 2 ( $\overline{\text{CE}}$  Controlled)  $^{[24,\,25,\,26,\,27]}$ 



- Notes

  24.  $\overline{CE}$  refers to the internal logical combination of  $\overline{CE}_1$  and  $\overline{CE}_2$  such that when  $\overline{CE}_1$  is LOW and  $\overline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW. For all other cases  $\overline{CE}$  is HIGH.

  25. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE} = V_{\parallel L}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$ , or both =  $V_{\parallel L}$ . All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.
- 26. Data I/O is high impedance if  $\overline{OE} = V_{|H...}$ 27. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE} = V_{|H}$ , the output remains in a high impedance state.
- 28. During this period, the I/Os are in output state. Do not apply input signals.



## Switching Waveforms (continued)

Figure 8. Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW)  $^{[29,\ 30,\ 31]}$ 





Figure 9. Write Cycle No. 4 (BHE/BLE Controlled, OE LOW) [29, 30]



Notes

29.  $\overline{\text{CE}}_{\text{T}}$  refers to the internal logical combination of  $\overline{\text{CE}}_{1}$  and  $\text{CE}_{2}$  such that when  $\overline{\text{CE}}_{1}$  is LOW and  $\text{CE}_{2}$  is HIGH,  $\overline{\text{CE}}$  is LOW. For all other cases  $\overline{\text{CE}}$  is HIGH.

30. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}} = \text{V}_{\text{IH}}$ , the output remains in a high impedance state.

31. The minimum write cycle pulse width should be equal to the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .

32. During this period, the I/Os are in output state. Do not apply input signals.



## **Truth Table**

CE1	CE <sub>2</sub>	WE	OE	BHE	BLE	I/Os	Mode	Power
Н	X <sup>[33]</sup>	Χ	Χ	Х	Х	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
X <sup>[33]</sup>	L	Χ	Χ	Х	Х	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
X <sup>[33]</sup>	X <sup>[33]</sup>	Χ	Х	Н	Н	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Н	Н	L	L	L	Data out (I/O <sub>0</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	L	Data out (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	Н	Data out (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	Н	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	Н	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	L	Χ	L	L	Data in (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	Н	L	Data in (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	L	Н	Data in (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Write	Active (I <sub>CC</sub> )

Note


33. The 'X' (Don't care) state for the chip enables ( $\overline{\text{CE}}_1$  and  $\text{CE}_2$ ) in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.



## **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram		Operating Range
45	5 CY621472E30LL-45ZSXI 51-85087		44-pin TSOP II (Pb-free)	Industrial


## **Ordering Code Definitions**





## **Package Diagram**

Figure 10. 44-pin TSOP II (18.4 × 10.2 × 1.194 mm) Package Outline, 51-85087



51-85087 \*F



## **Acronyms**

Acronym	Description	
CMOS	Complementary Metal Oxide Semiconductor	
I/O	Input/Output	
OE	Output Enable	
SRAM	Static Random Access Memory	
TSOP	Thin Small Outline Package	
WE	Write Enable	

## **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure		
°C	degree Celsius		
MHz	megahertz		
μΑ	microampere		
μS	microsecond		
mA	milliampere		
ns	nanosecond		
Ω	ohm		
%	percent		
pF	picofarad		
V	volt		
W	watt		



# **Document History Page**

Document Title: CY621472E30 MoBL, 4-Mbit (256K × 16) Static RAM Document Number: 001-67798					
Rev.	ECN No.	Submission Date	Description of Change		
**	3184883	03/01/2011	New data sheet.		
*A	3223503	04/15/2011	Updated Truth Table: Removed overline bar for CE <sub>2</sub> in column heading. Updated to new template.		
*B	3261142	05/19/2011	Updated Switching Characteristics: Changed minimum value of t <sub>LZBE</sub> parameter from 10 ns to 5 ns. Added Ordering Information and Ordering Code Definitions. Added Acronyms and Units of Measure.		
*C	3365953	09/08/2011	Changed status from Preliminary to Final. Updated Package Diagram: spec 51-85087 – Changed revision from *C to *D.		
*D	3414567	10/20/2011	Replaced CY62147EV30 with CY621472E30 in all instances across the document.		
*E	4331825	04/03/2014	Updated Switching Characteristics: Added Note 19 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 31 and referred the same note in Figure 8. Updated Package Diagram: spec 51-85087 – Changed revision from *D to *E. Updated to new template. Completing Sunset Review.		
*F	4573121	11/18/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end.		
*G	6906316	06/26/2020	Updated Features: Changed value of Typical standby current from 1 μA to 2.5 μA. Changed value of Typical active current from 2 mA to 3.5 mA. Updated Product Portfolio: Changed typical value of Operating $I_{CC}$ from 2 mA to 3.5 mA corresponding to "f = 1 MHz". Changed maximum value of Operating $I_{CC}$ from 2.5 mA to 6 mA corresponding to "f = 1 MHz". Changed typical value of Standby, $I_{SB2}$ from 1 μA to 2.5 μA. Updated Electrical Characteristics: Changed typical value of $I_{CC}$ parameter from 2 mA to 3.5 mA corresponding to Test Condition "f = 1 MHz". Changed maximum value of $I_{CC}$ parameter from 2.5 mA to 6 mA corresponding to Test Condition "f = 1 MHz". Changed typical value of $I_{SB1}$ parameter from 1 μA to 2.5 μA. Changed typical value of $I_{SB2}$ parameter from 1 μA to 2.5 μA. Updated Data Retention Characteristics: Changed typical value of $I_{CCDR}$ parameter from 0.8 μA to 3 μA. Changed maximum value of $I_{CCDR}$ parameter from 7 μA to 8.8 μA. Updated Package Diagram: spec 51-85087 – Changed revision from *E to *F. Updated to new template.		



## Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/mcu

cypress.com/usb

cypress.com/wireless

#### **Products**

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory

Microcontrollers

**PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic Touch Sensing cypress.com/touch **USB Controllers** 

Wireless Connectivity

### PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Code Examples | Projects | Video | Blogs | Training | Components

### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2011–2020. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any use of a Cypress product as a Critical Component in a High-Risk Device. You shall indemnify and hold Cypress, its directors, officers, employees, agents, affiliates, distributors, and assigns harmless from and against all claims, costs, damages, and expenses, arising out of any claim, including claims for product liability, personal injury or death, or property damage arising from any use of a Cypress product as a Critical Component in a High-Risk Device. Cypress products are not intended or authorized for use as a Critical Component in any High-Risk Device except to the limited extent that (i) Cypress's published data sheet for the product explicitly states Cypress has qualified the product for use in a specific High-Risk Device, or (ii) Cypress has given you advance written authorization to use the product as a Critical Component in the specific High-Risk Device and you have signed a separate indemnification agreement.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners

Document Number: 001-67798 Rev. \*G Revised June 26, 2020 Page 16 of 16

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# Infineon:

CY621472E30LL-45ZSXI CY621472E30LL-45ZSXIT