

EES4725

Digital Circuits and FPGA Design

Chua Dingjuan
elechuad@nus.edu.sg

Lecture 5

A thick red horizontal bar spanning the width of the slide, positioned below the title.

SEQUENTIAL LOGIC - COUNTERS AND STATE DIAGRAMS

VERILOG FOR SYNCHRONOUS COUNTERS

Quiz

Date : Monday 29 December

Time : 1400 - 1530

Venue : Room 322


Format : Paper-Pen

MCQ/MRQ/Open-ended Questions

Open-Book (hardcopy materials only)

Mod-16 Synchronous Parallel Counter :

B toggles when $A = \underline{1}$
C toggles when $AB = \underline{1}$
D toggles when $ABC = \underline{1}$




- Critical Path Delay = $\Delta t_{pd} \text{ (FF)} + \Delta t_{pd} \text{ (AND)}$


$$t_{clk, max} = 1 / (\Delta t_{pd}(FF) + \Delta t_{pd}(AND))$$

Synchronous (Parallel) Counters


Mod-16 Synchronous Parallel Counter :



```
always @  
(negedge clk)  
  
begin  
    q <= q + 1;  
end
```





State Transition Diagram



Example (D Flip-Flops)



Mod-8 Count-Up Counter Using D-FFs:



Count	C	B	A
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1
0	0	0	0
c	o	n	t

CLK	D	Q ⁺
↑	0	0
↑	1	1

Synchronous Counters (DFF)





SEQUENTIAL CIRCUITS - III

DESIGN METHOD FOR SYNCHRONOUS COUNTERS


Design Method - Synchronous Counters

Goal : Given the state diagram of a counter realize it using common FFs (and combinational logic).

Example : Design a 3-bit counter having the following state diagram. Use **D FFs**.



3-bit synchronous counter



FF outputs are **fed back** to **combinational circuit** inputs.

Combinational circuit outputs D_A , D_B , & D_C are connected to D FF inputs and will **be transferred to the output at next active clock edge**.


Key: Design **combinational circuit** to **take previous counter outputs & produce the next state**.

Systematic design method is similar to that used for FF conversion considered before.

Design Method : Steps

Step 1

- Draw a **State Diagram** for the desired **Count Sequence**





Step 2

- Determine the **Functional Block Diagram** of the **N-bit Counter**.

- 1) Number of flip-flops?
- 2) Inputs and Outputs of combinational circuit?

3-bit synchronous counter



Combinational Circuit

Inputs: Present-state counter outputs (A, B, C).

Outputs: Next-state counter outputs to connect to FF inputs. (D_A, D_B, D_C)

Design Method – Cont'd

		Q	Q⁺	D
0	0	0	0	0
0	1	1	1	1
1	0	0	0	0
1	1	1	1	1

D Flip Flop
Excitation Table


Step 3A

- **Truth table** of the **combinational circuit**.
A. Determine **next state table** for the counter.

Present-state outputs			Next-state outputs		
C	B	A	C ⁺ / D _C	B ⁺ / D _B	A ⁺ / D _A
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	0

Next-State Table

We now have a truth table for the combinational circuit!



A **synchronous counter** can be realized with D FFs or with any other FF

Design Method – Cont'd

Step 4

- Realize the circuit.

Present-state outputs Required FF input

C	B	A	D_C	D_B	D_A
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	0

BA \ C	0	1
00	0	1
01	0	1
11	1	0
10	0	1

$$D_C = ABC\bar{C} + \bar{B}C + \bar{A}C$$


BA \ C	0	1
00	0	0
01	1	1
11	0	0
10	1	1

$$D_B = A\bar{B} + \bar{A}B = A \oplus B$$

BA \ C	0	1
00	1	1
01	0	0
11	0	0
10	1	1

$$D_A = \bar{A}$$

Synchronous 3-bit counter



Synchronous Counter Example 2

Design a **synchronous counter** with count sequence using DFFs:

101, 001, **000**, **010**, **110**, 100, **101**, ... (mod-6).


CBA

The counter has an external active high synchronous CLEAR input. When CLEAR = 1, clear the counter to **000** at next **active clock edge**.


- 1) Draw the State Transition Diagram
- 2) Draw the Functional Block Diagram (optional)
- 3) Derive the output of the next state table using Kmaps.

1) State Diagram

101, 001, 000, 010, 110, 100, 101
, ... (mod-6).



2) Functional Block Diagram






3) Next State Table / Truth table of C.C.

CLR	C	B	A	C^+	B^+	A^+
0	1	0	1	0	0	1
0	0	0	1	0	0	0
0	0	0	0	0	1	0
0	0	1	0	1	1	0
0	1	1	0	1	0	0
0	1	0	0	1	0	1
1	1	0	1	0	0	0
1	0	0	1	0	0	0
1	0	0	0	0	0	0
1	0	1	0	0	0	0
1	1	1	0	0	0	0
1	1	0	0	0	0	0

Step1: Write state diagram.

Step2: Determine functional block diagram of counter.

Step3 : Functional block diagram of combinational circuit.



Step4 : Get TT of combinational circuit using FF excitation table.

Step5 : Realize circuit.

CLEAR	C	B	A	C ⁺	B ⁺	A ⁺	D _C	D _B	D _A
0	0	0	0	0	1	0	0	1	0
0	0	0	1	0	0	0	0	0	0
0	0	1	0	1	1	0	1	1	0
0	0	1	1	X	X	X	X	X	X
0	1	0	0	1	0	1	1	0	1
0	1	0	1	0	0	1	0	0	1
0	1	1	0	1	0	0	1	0	0
0	1	1	1	X	X	X	X	X	X
1	X	X	X	0	0	0	0	0	0

SOP for flip-flop inputs


$$D_C = \overline{CLEAR} \cdot B + \overline{CLEAR} \cdot C \cdot \overline{A}$$

$$D_B = \overline{CLEAR} \cdot \overline{C} \cdot \overline{A}$$


$$D_A = \overline{CLEAR} \cdot C \cdot \overline{B}$$

Verilog for Synchronous Counters

Mod-8 Counter in Verilog



$$\begin{aligned} D_C &= ABC + \bar{B}C + \bar{A}C \\ D_B &= A\bar{B} + \bar{A}B = A \oplus B \\ D_A &= \bar{A} \end{aligned}$$



```
module mod8 ( input clk,
              output reg [2:0] q );
```

```
  wire [2:0] d;
  reg [2:0] q = 0;
```

```
  always @ (posedge clk)
```

```
  begin
    q <= d;
  end
```


```
  assign d[0] =
```

```
  assign d[1] =
```

```
  assign d[2] =
```

```
endmodule
```

$\sim q[0]$
 $q[0] \wedge q[1]$



```
always @ (posedge clk)
```

```
begin
```

```
    q <= d;
```

```
end
```


```
assign d[0] = ~q[0];
```

```
assign d[1] = q[0] ^ q[1];
```

```
assign d[2] = q[0]&q[1]&~q[2] |  
             ~q[1]&q[2] | ~q[0]&q[2];
```

RTL

Synthesis



Mod-8 Counter in Verilog

```
module mod8( input clk,  
             output reg [2:0] q);
```

```
initial begin  
    q = 3'b000;  
end
```


```
always @ (posedge clk)
```

```
begin
```

```
    q <= q + 1;
```

```
end
```

```
endmodule
```



```
initial begin
    q = 3'b000;
end
```



```
always @ (posedge clk)
```

```
begin
```

```
    q <= q + 1;
```

```
end
```

```
endmodule
```




Precise Clock Generation in Verilog?

```
module mod6( input clk,
              output reg [2:0] q,
              output reg led);

initial begin
    q = 3'b000;
    led = 0;
end

always @ (posedge clk)
begin
    q <= (q == 3'b100) ? 0 : q + 1;
    led <= (q == 3'b000) ? ~led : led;
end
endmodule
```

0 to 4



What is
frequency of
led?

$\frac{f_{clk}}{10}$