

The Spartan-6 FPGA can be powered up and powered down in any sequence. Because the three FPGA supply inputs must be valid to release the POR and can be supplied in any order, there is no FPGA-specific voltage sequencing requirement.

**Table 6: Power Supply Ramp Time**

| Symbol           | Description                                    | Speed Grade | Ramp Time    | Units |
|------------------|--|-------------|--------------|-------|
| $V_{CCINTR}$     | Internal supply voltage ramp time              | -3, -3N, -2 | 0.20 to 50.0 | ms    |
|                  |  | -1L         | 0.20 to 40.0 | ms    |
| $V_{CCO2}^{(1)}$ | Output drivers bank 2 supply voltage ramp time | All         | 0.20 to 50.0 | ms    |
| $V_{CCAUXR}$     | Auxiliary supply voltage ramp time             | All         | 0.20 to 50.0 | ms    |