	UG394 p.32 The Spartan-6 FPGA can be powered up and powered down in any sequence. Because the three FPGA supply inputs must be valid to release the POR and can be supplied in any order, there is no FPGA-specific voltage sequencing requirement.	
Table 6: Power Supply Ramp Time		

Symbol

V_{CCINTR}

V_{CCO2}(1)

V_{CCAUXR}

DS162 p.7

Description

Output drivers bank 2 supply voltage ramp time

Internal supply voltage ramp time

Auxiliary supply voltage ramp time

Speed Grade

-3, -3N, -2

-1L

All

ΑII

Ramp Time

0.20 to 50.0

0.20 to 40.0

0.20 to 50.0

0.20 to 50.0

Units

ms

ms

ms

ms