

# CRYPTUS

## REV B

INSERT CRYPTUS LOGO HERE

PAGE	TITLE	DESCRIPTION
[1]	TITLE	COVER PAGE
[2]	INFO	DESIGN RULES, COLOR CODES, COMPONENTS USED
[3]	OVERVIEW	HIERARCHICAL VIEW
[4]	MECHANICAL	FIDUCIALS, SCREW HOLES, HEATSINKS
[5]	POWER INPUT	+24V TERMINAL BLOCK, FILTERING, REGULATION [+12V, +5V & +3.3V]
[6]	FPGA	HIERARCHICAL VIEW OF ALL FPGA PAGES
[7]	FPGA - REGULATORS	REGULATING FROM +5V to [+3.3V, +2.5V, +1.8V & +1.2V]
[8]	FPGA - POWER	CONNECTION OF POWER NETS TO FPGA, DECOUPLING AND FILTERING
[9]	FPGA - PERIPHERALS	JTAG, OSCILLATOR, FLASH & WATCHDOG
[10]	FPGA - IO	INPUTS AND OUTPUTS OF THE DIFFERENT FPGA BANKS
[11]	DDR3	HIERARCHICAL VIEW OF ALL DDR3 PAGES
[12]	DDR3 - REGULATORS	REGULATING FROM +5V to [+1.35V & +680mV]
[13]	DDR3 - POWER	CONNECTION OF POWER NETS TO DDR3, DECOUPLING AND FILTERING
[14]	DDR3 - IO	INPUTS AND OUTPUTS OF DDR3, TERMINATION
[15]	TELEMETRY	ADC MEASURE OF VOLTAGES AND CURRENTS, TEMPERATURE PROBES
[16]	QRNG	QUANTUM RANDOM NUMBER GENERATOR
[17]	SATA	SATA AND SATA POWER CONNECTORS
[18]	USB	USB-C CONNECTOR
[19]	DEBUG	LEDS, DEBUG PORT, 100dB BUZZER

INFO

COMMENT LEGEND

COLOR CODE

General Notes

Assembly, Part Locations, Fabrication, Debug Information etc.

Revisions

With author and date  
To be kept on schematic for a single revision

Datasheet info

Part information, addresses, registers, pull-up/pull-downs, exerpts & tables etc.

Calculations

Values, tensions & currents, passives, etc.

TODO

Things that are left to be done, and who should do it

MECHANICAL & INFO

FPGA

DDR3

POWER

ANALOG

MISC

These components should not appear on the PCB or on the BOM.

Specified power, package and tolerances are the same for all components of the same value.

RESISTORS

DNF

1M	500K	100K	75K	47K	13K	10K	[Value]	3K24	2K2	1K	499R	300R	240R	100R	80R6	49R9	10R	10mR	0R
0402	0402	0603	0402	0603	0603	0603	0603	0603	0603	0603	0402	0603	0402	0402	0402	0402	0402	2512	0603
1/16W	1/10W	1/16W	1/10W	1/16W	1/16W	1/16W	1/16W	1/16W	1/16W	1/8W	1/8W	1/8W	1/8W	1/8W	1/8W	1/8W	1/8W	2W	1/8W
10%	10%	10%	10%	5%	5%	10%	10%	2%	2%	5%	1%	2%	1%	10%	0.5%	0.5%	10%	1%	10%


CAPACITORS

DNF


47uF	47uF	4.7uF	470nF	220nF	100nF	47nF	470pF	220pF	2.2pF
35V	50V	50V	50V	200V	25V	25V	25V	25V	25V
2917									
T498X476K035ATE500	1206	0805	0402	1812	0402	0201	0402	0402	0402
399-11397-1-ND	50V	50V	50V	200V	25V	25V	25V	25V	25V

OVERVIEW


POWER IN  
*POWER INPUT.SchDoc*




TELEMETRY  
*TELEMETRY.SchDoc*



QUANTUMFUCKERY  
*QRNG.SchDoc*



DEBUG  
*DEBUG.SchDoc*




LATTICE ECP5 FPGA  
*FPGA.SchDoc*




LFE5UM-45F-8BG381C

8GB DDR3  
*DDR3.SchDoc*




MT41K512M16HA-125:A


SATA1  
*SATA.SchDoc*



SATA2  
*SATA.SchDoc*




USB1  
*USB.SchDoc*



USB2  
*USB.SchDoc*




MECHANICAL  
*MECHANICAL.SchDoc*




# MECHANICAL


## MOUNTING HOLES



## FIDUCIALS




## GND TESTPOINTS




## POWER INPUT


## POWER ENTRY & PROTECTIONS



## +5V REGULATOR





## +12V REGULATOR




# FPGA

	1	2	3	4	5	6	7	8
A	FPGA - REGULATORS							
B								
C								
D								
	1	2	3	4	5	6	7	8

# FPGA - POWER




## +1.2V CORE






# FPGA - PERIPHERALS


## 50MHZ FPGA OSCILLATOR




## WATCHDOG TIMER




## FPGA JTAG




## FLASH MEMORY




## FPGA CONFIG




## FLASH SPI HARNESS




## RESET & DONE




## STATUS LED







## JTAG CONNECTOR



## JTAG PROTECTIONS & PULL-UP



FPGA - IO




1		2		3		4	
A	[+5V] => [+1V35, +VTT, +VREF] DDR3 - REGULATORS.SchDoc		DDR3				A
	DDR3 POWER INPUTS DDR3 - POWER.SchDoc						
B			DDR3 IO & TERMINATIONS DDR3 - IO.SchDoc				B
C							C
D							D
1		2		3		4	

	1	2	3	4	5	6	7	8
A	DDR3 - REGULATORS							
B								
C								
D								
	1	2	3	4	5	6	7	8


DDR3 - POWER			
A			
B			
C			
D			

	1	2	3	4	5	6	7	8
A	DDR3 - IO							
B								
C								
D								
	1	2	3	4	5	6	7	8

# TELEMETRY




# QRNG







# SATA




# SATA



USB



USB



	1	2	3	4	5	6	7	8
A	DEBUG							
B								
C								
D								
	1	2	3	4	5	6	7	8