

# User Manual of NRF24L01 Breakout Board

LinkSprite Technologies, Inc


December 2010



## 1. Introduction

- 1. 2.4GHz ISM frequency band
- 2. Max data rate 2Mbps, GFSK modulation, robust anti-interference, especially ideal for industry application.
- 3. 126 channels, multiple points and frequency hopping
- 4. Embedded hardware CRC and star topology address control
- 5. Low power 1.9V- 3.6V. Current 22uA in idle mode, 900nA in sleep mode
- 6. On-board 2.4Ghz antenna, size 15mm X 29mm
- 7. Firmware programmed address. Only output data when being addressed and can generate interrupt. It can be used directly with most MCUs.
- 8. On-board regulator
- 9. 2.54MM header interface
- 10. Automatic packet handling, and auto packet transaction handling in Enhanced ShockBurst mode. Optional built-in packet acknowledgment mechanism to reduce packet loss.
- 11. For 5V MCU, please connect a resistor of 2K in between the IOs of the module and MCU to reduce the current. For 3.3V MCU, the IOs of MCU can be connected directly to those of RF24L01 module.

## 2. Interface Circuit




#### Note:


- 1. VCC is between 1.9V and 3.6V. Nominal 3.3V.
- 2. Except VCC and GND, other pins can be connected to 5V MCU with a resistor to limit the current.



# 3. Diagram of NRF24L01 Module and Pins Description

NRF24L01 module uses nRF24L01 chipset from Nordic.







Pin	Name	Pin function	Description	
1	CE	Digital Input	Chip Enable Activates RX or TX mode	
2	CSN	Digital Input	SPI Chip Select	
3	SCK	Digital Input	SPI Clock	
4	MOSI	Digital Input	SPI Slave Data Input	
5	MISO	Digital Output	SPI Slave Data Output, with tri-state option	
6	IRQ	Digital Output	Maskable interrupt pin	
7	VDD	Power	Power Supply (+3V DC)	
8	VSS	Power	Ground (0V)	
9	XC2	Analog Output	Crystal Pin 2	
10	XC1	Analog Input	Crystal Pin 1	
11	VDD_PA	Power Output	Power Supply (+1.8V) to Power Amplifier	
12	ANT1	RF	Antenna interface 1	
13	ANT2	RF	Antenna interface 2	
14	VSS	Power	Ground (0V)	
15	VDD	Power	Power Supply (+3V DC)	
16	IREF	Analog Input	Reference current	
17	VSS	Power	Ground (0V)	
18	VDD	Power	Power Supply (+3V DC)	
19	DVDD	Power Output	Positive Digital Supply output for de-coupling purposes	
20	VSS	Power	Ground (0V)	

## 4. Diagram of NRF24L01 Module and Pins Description

There are four working modes of NRF24L01:

- Transceiver mode
- Configuration mode
- Idle mode
- Sleep mode

The working mode is determined by three things: PWR\_UP register, PRIM\_RX register, and CE. It's shown as below:

Mode	PWR_UP register	PRIM_RX register	CE	FIFO state
RX mode	1	1	1	
TX mode	1	0	1	Data in TX FIFO
TX mode	1	0	1-0	Stays in TX mode until packet
				transmission is finished
Standby-II	1	0	1	TX FIFO empty
Standby-I	1	-	0	No ongoing packet transmission
Power Down	0	-	-	



## 5. NRF24L01 Configuration

Address (Hex)	Mnemonic	Bit	Reset Value	Type	Description
00	CONFIG				Configuration Register
	Reserved	7	0	R/W	Only D' allowed
	MASK_RX_DR	6	0	R/W	Mask interrupt caused by RX_DR
					1: Interrupt not reflected on the IRQ pin
					<ol> <li>Reflect RX_DR as active low interrupt on the IRQ pin</li> </ol>
	MASK_TX_DS	5	0	R/W	Mask interrupt caused by TX_DS
		10000		277032237	1: Interrupt not reflected on the IRQ pin
					0: Reflect TX_DS as active low interrupt
			19		on the IRQ pin
	MASK_MAX_RT	4	0	R/W	Mask interrupt caused by MAX_RT
					1: Interrupt not reflected on the IRQ pin
					0: Reflect MAX_RT as active low
					interrept on the IRQ pin
	EN_CRC	3	1	R/W	Enable CRC. Forced high if one of the
					bits in the EN_AA is high
	CRCO	2	0	R/W	CRC encoding scheme
					U - 1 byte
					'1' - 2 bytes
	PWR_UP	1	0	R/W	1: POWER UP, 0: POWER DOWN
	PRIM_RX	0	0	R/W	1: PRX, 0: PTX

## 6. Sample Code

```
#include <reg51.h>
//<nRF2401_Pins>
sbit MISO =P1^3;
sbit MOSI =P1^4;
sbit SCK =P1^5;
sbit CE =P1^6;
sbit CSN =P3^7;
sbit IRQ =P1^2;
sbit LED2 =P3^5;
sbit LED1 =P3^4;
sbit KEY1 =P3^0;
sbit KEY2 =P3^1;
// SPI(nRF24L01) commands
#define READ REG oxoo // Define read command to register
#define WRITE REG ox20 // Define write command to register
#define RD RX PLOAD ox61 // Define RX payload register address
#define WR_TX_PLOAD oxAo // Define TX payload register address
#define FLUSH_TX oxE1 // Define flush TX register command
#define FLUSH RX oxE2 // Define flush RX register command
#define REUSE_TX_PL oxE3 // Define reuse TX payload register command
```



```
#define NOP oxFF // Define No Operation, might be used to read status register
// SPI(nRF24L01) registers(addresses)
#define CONFIG oxoo // 'Config' register address
#define EN AA 0x01 // 'Enable Auto Acknowledgment' register address
#define EN RXADDR oxo2 // 'Enabled RX addresses' register address
#define SETUP AWoxo3 // 'Setup address width' register address
#define SETUP RETR 0x04 // 'Setup Auto. Retrans' register address
#define RF CH 0x05 // 'RF channel' register address
#define RF SETUP oxo6 // 'RF setup' register address
#define STATUS oxo7 // 'Status' register address
#define OBSERVE TX oxo8 // 'Observe TX' register address
#define CD oxo9 // 'Carrier Detect' register address
#define RX ADDR Po oxoA // 'RX address pipeo' register address
#define RX ADDR P1 oxoB // 'RX address pipe1' register address
#define RX ADDR P2 oxoC // 'RX address pipe2' register address
#define RX ADDR P3 oxoD // 'RX address pipe3' register address
#define RX ADDR P4 oxoE // 'RX address pipe4' register address
#define RX ADDR P5 oxoF // 'RX address pipe5' register address
#define TX ADDR ox10 // 'TX address' register address
#define RX PW Po ox11 // 'RX payload width, pipeo' register address
#define RX PW P1 0x12 // 'RX payload width, pipe1' register address
#define RX PW P2 0x13 // 'RX payload width, pipe2' register address
#define RX PW P3 0x14 // 'RX payload width, pipe3' register address
#define RX PW P4 0x15 // 'RX payload width, pipe4' register address
#define RX PW P5 0x16 // 'RX payload width, pipe5' register address
#define FIFO STATUS 0x17 // 'FIFO Status Register' register address
// Write one byte to 24Lo1, and read one byte out
uchar SPI RW(uchar byte)
{
uchar bit ctr;
for(bit ctr=o;bit ctr<8;bit ctr++) // output 8-bit
{
MOSI = (byte & ox8o); // output 'byte', MSB to MOSI
byte = (byte << 1); // shift next bit into MSB..
SCK = 1; // Set SCK high..
byte |= MISO; // capture current MISO bit
SCK = 0; // .. then set SCK low again
return(byte); // return read byte
}
// write one byte to register, and return the status
```



```
uchar SPI RW Reg(BYTE reg, BYTE value)
uchar status;
CSN = 0; // CSN low, init SPI transaction
status = SPI_RW(reg); // select register
SPI RW(value); // ..and write value to it..
CSN = 1; // CSN high again
return(status); // return nRF24L01 status byte
}
// read number of bytes data
uchar SPI Read Buf(BYTE reg, BYTE *pBuf, BYTE bytes)
{
uchar status, byte ctr;
CSN = 0; // Set CSN low, init SPI tranaction
status = SPI RW(reg); // Select register to write to and read status byte
for(byte_ctr=o;byte_ctr<bytes;byte_ctr++)</pre>
pBuf[byte ctr] = SPI RW(o); //
CSN = 1;
return(status); // return nRF24L01 status byte
// Write number of bytes to buffer
uchar SPI Write Buf(BYTE reg, BYTE *pBuf, BYTE bytes)
{
uchar status, byte ctr;
CSN = 0;
status = SPI_RW(reg);
for(byte ctr=0; byte ctr<bytes; byte ctr++) //
SPI RW(*pBuf++);
CSN = 1; // Set CSN high again
return(status); //
}
// receiving function, 1 means received
unsigned char nRF24L01 RxPacket(unsigned char* rx buf)
unsigned char revale=o;
// set in RX mode
SPI_RW_Reg(WRITE_REG + CONFIG, oxof); // Set PWR_UP bit, enable CRC(2 bytes) &
Prim:RX. RX DR enabled..
CE = 1; // Set CE pin high to enable RX device
dalay13ous();
sta=SPI Read(STATUS); // read register STATUS's value
if(RX DR) // if receive data ready (RX DR) interrupt
{
CE = 0; // stand by mode
```



```
SPI Read Buf(RD RX PLOAD,rx buf,TX PLOAD WIDTH);// read receive payload from
RX FIFO buffer
revale =1;
}
SPI_RW_Reg(WRITE_REG+STATUS,sta);// clear RX_DR or TX_DS or MAX_RT interrupt
flag
return revale;
}
// transmit function
void nRF24L01 TxPacket(unsigned char * tx buf)
{
CE=o;
//SPI Write Buf(WRITE REG + TX ADDR, TX ADDRESS, TX ADR WIDTH); // Writes
TX Address to nRF24L01
//SPI Write Buf(WRITE REG + RX ADDR Po, TX ADDRESS, TX ADR WIDTH); //
RX Addro same as TX Adr for Auto.Ack
SPI Write Buf(WR TX PLOAD, tx buf, TX PLOAD WIDTH); // Writes data to TX payload
SPI RW Reg(WRITE REG + CONFIG, oxoe); // Set PWR UP bit, enable CRC(2 bytes) &
Prim:TX. MAX RT & TX DS enabled..
CE=1;
dalay1ous();
CE=o;
}
// configuration
void nRF24L01 Config(void)
{
//initial io
CE=o; // chip enable
CSN=1; // Spi disable
SCK=0; // Spi clock line init high
SPI RW Reg(WRITE REG + CONFIG, oxof); // Set PWR UP bit, enable CRC(2 bytes) &
Prim:RX. RX DR enabled..
SPI RW Reg(WRITE REG + EN AA, 0x01);
SPI RW Reg(WRITE REG + EN RXADDR, 0x01); // Enable Pipeo
SPI RW Reg(WRITE REG + SETUP AW, oxo2); // Setup address width=5 bytes
SPI_RW_Reg(WRITE_REG + SETUP_RETR, ox1a); // 500us + 86us, 10 retrans...
SPI RW Reg(WRITE REG + RF CH, o);
SPI RW Reg(WRITE REG + RF SETUP, oxo7); // TX PWR:odBm, Datarate:1Mbps,
LNA:HCURR
SPI RW Reg(WRITE REG + RX PW Po, RX PLOAD WIDTH);
SPI Write Buf(WRITE REG + TX ADDR, TX ADDRESS, TX ADR WIDTH);
SPI Write Buf(WRITE REG + RX ADDR Po, TX ADDRESS, TX ADR WIDTH); CE=1; //
```



## LinkSprite Technologies, Inc.

Add: 1067 S Hover St, Unit E-186, Longmont, CO 80501

**Tel**: 720-204-8599

Email: sales@linksprite.com

Technical questions: support@linksprite.com

Web: www.linksprite.com