**Table 3-1. Notational Conventions** 

Single- And Double Operand Operations		
+	Arithmetic addition or postincrement indicator.	
_	Arithmetic subtraction or predecrement indicator.	
×	Arithmetic multiplication.	
÷	Arithmetic division or conjunction symbol.	
~	Invert; operand is logically complemented.	
Λ	Logical AND	
V	Logical OR	
<b>⊕</b>	Logical exclusive OR	
$\rightarrow$	Source operand is moved to destination operand.	
$\leftarrow \rightarrow$	Two operands are exchanged.	
<op></op>	Any double-operand operation.	
<operand>tested</operand>	Operand is compared to zero and the condition codes are set appropriately.	
sign-extended	All bits of the upper portion are made equal to the high-order bit of the lower portion.	
Other Operations		
TRAP	Equivalent to Format ÷Offset Word $\rightarrow$ (SSP); SSP $-2 \rightarrow$ SSP; PC $\rightarrow$ (SSP); SSP $-4 \rightarrow$ SSP; SR $\rightarrow$ (SSP); SSP $-2 \rightarrow$ SSP; (Vector) $\rightarrow$ PC	
STOP	Enter the stopped state, waiting for interrupts.	
<operand>10</operand>	The operand is BCD; operations are performed in decimal.	
If <condition> then <operations> else <operations></operations></operations></condition>	Test the condition. If true, the operations after "then" are performed. If the condition is false and the optional "else" clause is present, the operations after "else" are performed. If the condition is false and else is omitted, the instruction performs no operation. Refer to the Bcc instruction description as an example.	
Register Specifications		
An	Any Address Register n (example: A3 is address register 3)	
Ax, Ay	Source and destination address registers, respectively.	
Dc	Data register D7–D0, used during compare.	
Dh, Dl	Data register's high- or low-order 32 bits of product.	
Dn	Any Data Register n (example: D5 is data register 5)	
Dr, Dq	Data register's remainder or quotient of divide.	
Du	Data register D7–D0, used during update.	
Dx, Dy	Source and destination data registers, respectively.	
MRn	Any Memory Register n.	
Rn	Any Address or Data Register	
Rx, Ry	Any source and destination registers, respectively.	
Xn	Index Register	

**Table 3-1. Notational Conventions (Continued)** 

	Data Format And Type
+ inf	Positive Infinity
<fmt></fmt>	Operand Data Format: Byte (B), Word (W), Long (L), Single (S), Double (D), Extended (X), or Packed (P).
B, W, L	Specifies a signed integer data type (twos complement) of byte, word, or long word.
D	Double-precision real data format (64 bits).
k	A twos complement signed integer (–64 to +17) specifying a number's format to be stored in the packed decimal format.
Р	Packed BCD real data format (96 bits, 12 bytes).
S	Single-precision real data format (32 bits).
Х	Extended-precision real data format (96 bits, 16 bits unused).
– inf	Negative Infinity
	Subfields and Qualifiers
# <xxx> or #<data></data></xxx>	Immediate data following the instruction word(s).
()	Identifies an indirect address in a register.
[]	Identifies an indirect address in memory.
bd	Base Displacement
CCC	Index into the MC68881/MC68882 Constant ROM
d <sub>n</sub>	Displacement Value, n Bits Wide (example: d <sub>16</sub> is a 16-bit displacement).
LSB	Least Significant Bit
LSW	Least Significant Word
MSB	Most Significant Bit
MSW	Most Significant Word
od	Outer Displacement
SCALE	A scale factor (1, 2, 4, or 8 for no-word, word, long-word, or quad-word scaling, respectively).
SIZE	The index register's size (W for word, L for long word).
{offset:width}	Bit field selection.
	Register Names
CCR	Condition Code Register (lower byte of status register)
DFC	Destination Function Code Register
FPcr	Any Floating-Point System Control Register (FPCR, FPSR, or FPIAR)
FPm, FPn	Any Floating-Point Data Register specified as the source or destination, respectively.
IC, DC, IC/DC	Instruction, Data, or Both Caches
MMUSR	MMU Status Register
PC	Program Counter
Rc	Any Non Floating-Point Control Register
SFC	Source Function Code Register
SR	Status Register

**Table 3-1. Notational Conventions (Concluded)** 

Register Codes		
*	General Case	
С	Carry Bit in CCR	
СС	Condition Codes from CCR	
FC	Function Code	
N	Negative Bit in CCR	
U	Undefined, Reserved for Motorola Use.	
V	Overflow Bit in CCR	
X	Extend Bit in CCR	
Z	Zero Bit in CCR	
_	Not Affected or Applicable.	
Stack Pointers		
ISP	Supervisor/Interrupt Stack Pointer	
MSP	Supervisor/Master Stack Pointer	
SP	Active Stack Pointer	
SSP	Supervisor (Master or Interrupt) Stack Pointer	
USP	User Stack Pointer	
Miscellaneous		
<ea></ea>	Effective Address	
<label></label>	Assemble Program Label	
<li><li><li><li></li></li></li></li>	List of registers, for example D3–D0.	
LB	Lower Bound	
m	Bit m of an Operand	
m–n	Bits m through n of Operand	
UB	Upper Bound	