Supporting RISC-V Performance Counters Through Linux Performance Analysis Tools

João Mário Domingos

INESC-ID, Instituto Superior Técnico University of Lisbon, Portugal ioao.mario@tecnico.ulisboa.pt

Nuno Roma

INESC-ID, Instituto Superior Técnico University of Lisbon, Portugal nuno.roma@inesc-id.pt

Tiago Rocha

INESC-ID, Instituto Superior Técnico University of Lisbon, Portugal tiagolopesrocha@tecnico.ulisboa.pt

Pedro Tomás

INESC-ID, Instituto Superior Técnico University of Lisbon, Portugal pedro.z.tomas@tecnico.ulisboa.pt

Nuno Neves

INESC-ID, Instituto Superior Técnico University of Lisbon, Portugal nuno.neves@inesc-id.pt

Leonel Sousa

INESC-ID, Instituto Superior Técnico University of Lisbon, Portugal las@inesc-id.pt













Outline

- Motivation
- RISC-V HPM
- Perf_events, Perf and PAPI
- Proposed approach
- Results
- Next steps











Performance Monitoring:

why it matters for system designers and software developers

There are multiple ways to improve software performance:

- Execution time profiling (count cycles)
- Hardware simulators (software-based, mixed)
- Hardware Performance Monitors (through Perf and PAPI)
- Mixed/proprietary tools (Intel Advisor, Arm Coresight)



Want to get faster?

Profile and tune your system













RISC-V HPM:

the RISC-V hardware performance monitor

Counters and Timers

Cycle Time Instret¹

User and Supervisor

v1.7 - 2015













Perf and PAPI

Perf events Kernel Driver:

- Communication between user-privilege level and HPM
- Low-level; programmer must know encodings

Perf Application:

- Uses the perf_events
- Low-level
- Default events and raw events

PAPI API:

- Also uses perf_events
- **Portability**






























Software Overview

Perf Application

- CPU events identification
- Event attribution and counting (through the driver)
- Display results in an uniform way

CPU

Machine Identification CSRs

Hardware Performance Monitor
















Software Overview



- CPU events identification Contribution
 - CPU PMU identification through the architecture ID and implementation ID
 - Each CPU unique ID selects the appropriate set of events for that processor














CPU specific event selection with Perf pmu_events



CPU PMU Unique ID (composed by architecture and implementation IDs)

Used to match the CPU PMU with a set of event description code

```
CPU Identifier, File Version, Events Filename, Events Type 0x300 , 0 , CVA6 , core 0x500 , 0 , SPIKE , core 0x200 , 0 , BOOM , core
```

```
{
    "Public Description": "This is an example event,
    for demonstration purposes.",
    "Brief Description": "This is an example event."
    "Event Code": "0x11",
    "Counter Mask": "0xF8FF",
    "Event Name": "EXAMPLE_EVENT",
}
```

Events are simply described in a JSON format. Each event is identified by the name, and provides an event code and a counter selection mask.














Software Overview



Event attribution and counting

- Perf Initiates performance counting through a system call
- The Linux Perf driver setups events and samples counters














Counting events with the perf kernel driver



New perf event configuration allows for each event to have a counter mask, providing identification of available counters.

- Improved event configuration through the RISC-V *mhpmevent#* registers.
- Improved support for raw events














Software Overview



- Privilege escalation to machine-mode
- Contribution
- SBI/OpenSBI extension for HPM counters interaction (configuration, read, write)
- Added Perf and Perf Driver SBI calls for HPM extension and machine identification CSRs access














Privileged access through OpenSBI
















RISC-V PAPI


















PAPI (+libpfm4) + Perf_events:

Software Overview














Contribution

PAPI (+libpfm4) + Perf_events:

libpfm4 Changes



• Event decoding and event list manipulation

- RISC-V event entry structure definition
- Functions to decode events and produce perf_event control structures and to iterate over event list
- Available events list
- HPM model description (#available counters, supported event list, ...)

```
{.name = "EXAMPLE_NAME",
  .code = 0x0000100,
  .desc = "Example description"}
```














PAPI (+libpfm4) + Perf_events:

PAPI Changes



CPU identification and preset event mapping

- CPU identification through /proc/cpuinfo file
- Inline assembly functions required by PAPI
- PC context location definition 0
- PAPI preset event mapping to available hardware events 0
















Initial Results













the *perf list* command

branch-instructions OR branches Hardware event		
branch-misses [Hardware event] cache-misses [Hardware event] cache-references [Hardware event] cpu-cycles OR cycles [Hardware event] instructions [Hardware event] alignment-faults [Software event] bpf-output [Software event] context-switches OR cs [Software event] cpu-clock [Software event] cpu-migrations OR migrations [Software event] dummy [Software event] emulation-faults [Software event] major-faults [Software event] minor-faults [Software event] page-faults OR faults [Software event] task-clock [Software event] duration_time [Tool event] L1-dcache-loads [Hardware cache event L1-dcache-load-misses [Hardware cache event branch-load-misses [Hardware cache event branch-loads [Hardware cache event branch-loads [Hardware cache event dTLB-load-misses [Hardware cache event dTLB-load-misses [Hardware cache event	/ # perf list	
cache-misses [Hardware event] cache-references [Hardware event] cpu-cycles OR cycles [Hardware event] instructions [Hardware event] alignment-faults [Software event] bpf-output [Software event] context-switches OR cs [Software event] cpu-clock [Software event] cpu-migrations OR migrations [Software event] dummy [Software event] emulation-faults [Software event] major-faults [Software event] minor-faults [Software event] page-faults OR faults [Software event] task-clock [Software event] duration_time [Tool event] L1-dcache-load-misses [Hardware cache event L1-dcache-load-misses [Hardware cache event branch-load-misses [Hardware cache event branch-loads [Hardware cache event branch-loads [Hardware cache event dTLB-load-misses [Hardware cache event dTLB-load-misses [Hardware cache event	branch-instructions OR branches	[Hardware event]
cache-references [Hardware event] cpu-cycles OR cycles [Hardware event] instructions [Hardware event] alignment-faults [Software event] bpf-output [Software event] context-switches OR cs [Software event] cpu-clock [Software event] cpu-migrations OR migrations [Software event] dummy [Software event] emulation-faults [Software event] major-faults [Software event] minor-faults [Software event] page-faults OR faults [Software event] task-clock [Software event] duration_time [Tool event] L1-dcache-loads [Hardware cache event L1-dcache-load-misses [Hardware cache event L1-icache-load-misses [Hardware cache event branch-load-misses [Hardware cache event branch-loads [Hardware cache event dTLB-load-misses [Hardware cache event dTLB-load-misses [Hardware cache event	branch-misses	[Hardware event]
cpu-cycles OR cycles instructions alignment-faults bpf-output context-switches OR cs cpu-clock cpu-migrations OR migrations dummy emulation-faults major-faults minor-faults page-faults OR faults task-clock duration_time L1-dcache-loads L1-dcache-load-misses branch-load-misses branch-loads dTLB-load-misses [Hardware cache event]	cache-misses	[Hardware event]
instructions [Hardware event] alignment-faults [Software event] bpf-output [Software event] context-switches OR cs [Software event] cpu-clock [Software event] cpu-migrations OR migrations [Software event] dummy [Software event] emulation-faults [Software event] major-faults [Software event] minor-faults [Software event] page-faults OR faults [Software event] task-clock [Software event] duration_time [Tool event] L1-dcache-load-misses [Hardware cache event L1-dcache-stores [Hardware cache event L1-icache-load-misses [Hardware cache event branch-load-misses [Hardware cache event branch-loads [Hardware cache event dTLB-load-misses [Hardware cache event dTLB-load-misses [Hardware cache event	cache-references	[Hardware event]
alignment-faults [Software event] bpf-output [Software event] context-switches OR cs [Software event] cpu-clock [Software event] cpu-migrations OR migrations [Software event] dummy [Software event] emulation-faults [Software event] major-faults [Software event] minor-faults [Software event] page-faults OR faults [Software event] task-clock [Software event] duration_time [Tool event] L1-dcache-load-misses [Hardware cache event] L1-dcache-load-misses [Hardware cache event] branch-load-misses [Hardware cache event] branch-loads [Hardware cache event] branch-loads [Hardware cache event] branch-loads [Hardware cache event] dTLB-load-misses [Hardware cache event] dTLB-load-misses [Hardware cache event]	cpu-cycles OR cycles	[Hardware event]
bpf-output context-switches OR cs cpu-clock cpu-migrations OR migrations dummy emulation-faults minor-faults page-faults OR faults task-clock duration_time L1-dcache-load-misses L1-icache-load-misses branch-load-misses branch-loads dTLB-load-misses [Software event] [Hardware cache event]	instructions	[Hardware event]
context-switches OR cs [Software event] cpu-clock [Software event] cpu-migrations OR migrations [Software event] dummy [Software event] emulation-faults [Software event] major-faults [Software event] minor-faults [Software event] page-faults OR faults [Software event] task-clock [Software event] duration_time [Tool event] L1-dcache-load-misses [Hardware cache event] L1-dcache-load-misses [Hardware cache event] branch-load-misses [Hardware cache event] branch-loads [Hardware cache event] branch-loads [Hardware cache event] dTLB-load-misses [Hardware cache event] dTLB-load-misses [Hardware cache event]	alignment-faults	[Software event]
cpu-clock [Software event] cpu-migrations OR migrations [Software event] dummy [Software event] emulation-faults [Software event] major-faults [Software event] minor-faults [Software event] page-faults OR faults [Software event] task-clock [Software event] duration_time [Tool event] L1-dcache-load-misses [Hardware cache event] L1-dcache-loads [Hardware cache event] L1-icache-load-misses [Hardware cache event] branch-load-misses [Hardware cache event] branch-loads [Hardware cache event] dTLB-load-misses [Hardware cache event]	bpf-output	[Software event]
cpu-migrations OR migrations dummy emulation-faults major-faults minor-faults page-faults OR faults task-clock duration_time L1-dcache-load-misses L2-dcache-load-misses L3-dcache-cache event L3-dcache-cache event L4-dcache-cache event L1-dcache-load-misses L4-dcache-cache event L1-dcache-load-misses	context-switches OR cs	[Software event]
dummy [Software event] emulation-faults [Software event] major-faults [Software event] minor-faults [Software event] page-faults OR faults [Software event] task-clock [Software event] duration_time [Tool event] L1-dcache-load-misses [Hardware cache event] L1-dcache-loads [Hardware cache event] L1-icache-load-misses [Hardware cache event] branch-load-misses [Hardware cache event] branch-loads [Hardware cache event] dTLB-load-misses [Hardware cache event]	cpu-clock	[Software event]
emulation-faults [Software event] major-faults [Software event] minor-faults [Software event] page-faults OR faults [Software event] task-clock [Software event] duration_time [Tool event] L1-dcache-load-misses [Hardware cache event] L1-dcache-loads [Hardware cache event] L1-icache-load-misses [Hardware cache event] branch-load-misses [Hardware cache event] branch-loads [Hardware cache event] dTLB-load-misses [Hardware cache event]	cpu-migrations OR migrations	[Software event]
major-faults [Software event] minor-faults [Software event] page-faults OR faults [Software event] task-clock [Software event] duration_time [Tool event] L1-dcache-load-misses [Hardware cache event L1-dcache-loads [Hardware cache event L1-icache-load-misses [Hardware cache event branch-load-misses [Hardware cache event branch-load-misses [Hardware cache event branch-loads [Hardware cache event dTLB-load-misses [Hardware cache event	dummy	[Software event]
minor—faults [Software event] page—faults OR faults [Software event] task-clock [Software event] duration_time [Tool event] L1-dcache—load-misses [Hardware cache event] L1-dcache—loads [Hardware cache event] L1-dcache—stores [Hardware cache event] L1-icache—load-misses [Hardware cache event] branch—load-misses [Hardware cache event] branch—loads [Hardware cache event] dTLB—load—misses [Hardware cache event]	emulation-faults	[Software event]
page-faults [Software event] task-clock [Software event] duration_time [Tool event] L1-dcache-load-misses [Hardware cache event] L1-dcache-loads [Hardware cache event] L1-icache-load-misses [Hardware cache event] branch-load-misses [Hardware cache event] branch-loads [Hardware cache event] dTLB-load-misses [Hardware cache event]	major-faults	[Software event]
task-clock [Software event] duration_time [Tool event] L1-dcache-loads [Hardware cache event] L1-dcache-loads [Hardware cache event] L1-icache-load-misses [Hardware cache event] branch-load-misses [Hardware cache event] branch-loads [Hardware cache event] dTLB-load-misses [Hardware cache event]	minor-faults	[Software event]
duration_time [Tool event] L1-dcache-load-misses [Hardware cache event] L1-dcache-loads [Hardware cache event] L1-dcache-stores [Hardware cache event] L1-icache-load-misses [Hardware cache event] branch-load-misses [Hardware cache event] branch-loads [Hardware cache event] dTLB-load-misses [Hardware cache event]	page-faults OR faults	[Software event]
L1-dcache-load-misses [Hardware cache event] L1-dcache-loads [Hardware cache event] L1-dcache-stores [Hardware cache event] L1-icache-load-misses [Hardware cache event] branch-load-misses [Hardware cache event] branch-loads [Hardware cache event] dTLB-load-misses [Hardware cache event]	task-clock	[Software event]
L1-dcache-loads [Hardware cache event L1-dcache-stores [Hardware cache event L1-icache-load-misses [Hardware cache event branch-load-misses [Hardware cache event branch-loads [Hardware cache event dTLB-load-misses [Hardware cache event dTLB-load-misses [Hardware cache event dTLB-load-misses]	duration_time	[Tool event]
L1-dcache-stores [Hardware cache event L1-icache-load-misses [Hardware cache event branch-load-misses [Hardware cache event branch-loads [Hardware cache event dTLB-load-misses [Hardware cache event dTLB-load-misses]	L1-dcache-load-misses	[Hardware cache event]
Ll-icache-load-misses [Hardware cache event] branch-loads [Hardware cache event] branch-loads [Hardware cache event] dTLB-load-misses [Hardware cache event]	L1-dcache-loads	[Hardware cache event]
branch-load-misses [Hardware cache event branch-loads [Hardware cache event dTLB-load-misses [Hardware cache event	L1-dcache-stores	[Hardware cache event]
branch-loads [Hardware cache event dTLB-load-misses [Hardware cache event	L1-icache-load-misses	[Hardware cache event]
dTLB-load-misses [Hardware cache event	branch-load-misses	[Hardware cache event]
	branch-loads	[Hardware cache event]
iTLB-load-misses [Hardware cache event]	dTLB-load-misses	[Hardware cache event]
	iTLB-load-misses	[Hardware cache event]

CVA6 (Ariane) Events				
Event	Counter	Event	Counter	
Cycles	mcycle	Taken Exceptions	mhpmcounter9	
Instructions Retired	minstret	Exceptions Returned	mhpmcounter10	
ICache Misses	mhpmcounter3	Branches and Jumps	mhpmcounter11	
DCache Misses	mhpmcounter4	Calls	mhpmcounter12	
ITLB Misses	mhpmcounter5	Returns	mhpmcounter13	
DTLB Misses	mhpmcounter6	Mispredicted Branches	mhpmcounter14	
Loads	mhpmcounter7	Scoreboard Full	mhpmcounter15	
Stores	mhpmcounter8	Instruction Fetch Empty	mhpmcounter16	















the *perf list* command

/ # perf list	,
branch-instructions OR branches	[Hardware event]
branch-misses	[Hardware event]
cache-misses	[Hardware event]
cache-misses cache-references	[Hardware event]
edene reverses	[Hardware event]
cpu-cycles OR cycles instructions	
	[Hardware event]
alignment—faults	[Software event]
bpf-output	[Software event]
context-switches OR cs	[Software event]
cpu-clock	[Software event]
cpu-migrations OR migrations	[Software event]
dummy	[Software event]
emulation-faults	[Software event]
major-faults	[Software event]
minor-faults	[Software event]
page-faults OR faults	[Software event]
task-clock	[Software event]
duration_time	[Tool event]
L1-dcache-load-misses	[Hardware cache event]
L1-dcache-loads	[Hardware cache event]
L1-dcache-stores	[Hardware cache event]
L1-icache-load-misses	[Hardware cache event]
branch-load-misses	[Hardware cache event]
branch-loads	[Hardware cache event]
dTLB-load-misses	[Hardware cache event]
iTLB-load-misses	[Hardware cache event]

Supports Perf default Hardware and Hardware Cache events

Not all Ariane Events are supported as Perf default events, we need raw events

CVA6 (Ariane) Events				
Event	Counter		Event	Counter
Cycles	mcycle		Taken Exceptions	mhpmcounter9
Instructions Retired	minstret		Exceptions Returned	mhpmcounter10
ICache Misses	mhpmcounter3		Branches and Jumps	mhpmcounter11
DCache Misses	mhpmcounter4		Calls	mhpmcounter12
ITLB Misses	mhpmcounter5		Returns	mhpmcounter13
DTLB Misses	mhpmcounter6		Mispredicted Branches	mhpmcounter14
Loads	mhpmcounter7		Scoreboard Full	mhpmcounter15
Stores	mhpmcounter8		Instruction Fetch Empty	mhpmcounter16















the *perf list* command

```
branch:
 ariane_branch_jump
       [Ariane branches/jumps count]
 ariane_call
       [Ariane calls count]
 ariane_mis_predict
       [Ariane mis-predicted branches count]
 ariane_ret
       [Ariane returns count]
cache:
 ariane dtlb miss
       [Ariane data TLB miss]
 ariane_itlb_miss
       [Ariane instruction TLB miss]
 ariane l1 dcache miss
       [Ariane data cache misses]
 ariane_l1_icache_miss
       [Ariane instruction cache misses]
 ariane_load
       [Ariane data loads]
 ariane_store
       [Ariane data loads]
```

Events Grouping Supported Support for all CVA6 events

CVA6 (Ariane) Events Event Counter Event Counter Cycles mcycle Taken Exceptions mhpmcounter9 Instructions Retired minstret **Exceptions Returned** mhpmcounter10 ICache Misses mhpmcounter3 Branches and Jumps mhpmcounter11 DCache Misses mhpmcounter4 Calls mhpmcounter12



ITLB Misses

DTLB Misses

Loads

Stores





mhpmcounter5

mhpmcounter6

mhpmcounter7

mhpmcounter8



Returns



Mispredicted Branches

Instruction Fetch Empty

Scoreboard Full



mhpmcounter13

mhpmcounter14

mhpmcounter15

mhpmcounter16



the *perf stat* command

```
CoreMark 1.0 : 173.984251 / GCC10.2.0 -02 -static
Performance counter stats for './coremark.linux.riscv':
       2370362136
                        cpu-cycles
       1467434059
                        instructions
                                                             insn per cycle
                        ariane_branch_jump
        236016830
          5313061
                        ariane_call
                        ariane_mis_predict
         44041314
          1406938
                        ariane_ret
              1103
                        ariane_dtlb_miss
                        ariane_itlb_miss
          6870139
                        ariane_l1_dcache_miss
          2792754
          8444217
                        ariane_l1_icache_miss
                        ariane load
         229115526
                        ariane_store
         64636669
             22573
                        ariane_exception
                        ariane_exception_ret
             22573
        239940589
                        ariane_if_empty
                        ariane_sb_full
           9386316
     23.804994040 seconds time elapsed
     23.622965000 seconds user
      0.109596000 seconds sys
```

CoreMark Result: 1.74 points/MHz @ 100MHz

Perf stat outputs event counts

There is support for event multiplexing, but CVA6 does not have configurable events

CVA6 (Ariane) Events				
Event	Counter	Event		
Cycles	mcycle	Taken Exceptions		
Instructions Retired	minstret	Exceptions Returned		
ICache Misses	mhpmcounter3	Branches and Jumps		
DCache Misses	mhpmcounter4	Calls		
ITLB Misses	mhpmcounter5	Returns		
DTLB Misses	mhpmcounter6	Mispredicted Branches		
Loads	mhpmcounter7	Scoreboard Full		

mhpmcounter8



Stores









Instruction Fetch Empty



Counter

mhpmcounter9

mhpmcounter10

mhpmcounter11 mhpmcounter12


mhpmcounter13

mhpmcounter14

mhpmcounter15

mhpmcounter16





Working PAPI (available components and preset events)

```
Available components and hardware information.
PAPT version
                        : 7.0.1.0
                        : Linux 5.13.19
Operating system
Vendor string and code : RISCV_SIFIVE (9, 0x9)
Model string and code
                      : (0, 0x0)
CPU revision
                        : 0.000000
CPU Max MHz
CPU Min MHz
Total cores
                         : 4
SMT threads per core
                        : 4
Cores per socket
Sockets
                        : 4
Cores per NUMA region
NUMA regions
                        : 0
Running in a VM
                        : no
Number Hardware Counters : 4
Max Multiplex Counters : 384
Fast counter read (rdpmc): no
Compiled-in components:
       perf event
                               Linux perf event CPU counters
                               Linux perf event CPU uncore and northbridge
       perf event uncore
   \-> Disabled: No uncore PMUs or events found
Name: sysdetect
                               System info detection component
Active components:
Name: perf event
                               Linux perf event CPU counters
                               Native: 204, Preset: 22, Counters: 4
                               PMUs supported: perf, perf raw, riscv sifive u74
       sysdetect
                               System info detection component
                               Native: 0, Preset: 0, Counters: 0
```

```
Avail Deriv Description (Note)
PAPI L1 DCM 0x80000000 Yes
                                 Level 1 data cache misses
PAPI L1 ICM 0x80000001 Yes
                                  Level 1 instruction cache misses
PAPI L2 DCM 0x80000002
                                  Level 2 data cache misses
PAPI L2 ICM 0x80000003 No
                                  Level 2 instruction cache misses
PAPI L3 DCM 0x80000004
                                  Level 3 data cache misses
PAPI L3 ICM 0x80000005 No
                                  Level 3 instruction cache misses
PAPI_L1_TCM 0x80000006
                             Yes Level 1 cache misses
PAPI L2 TCM 0x80000007 No
                                  Level 2 cache misses
PAPI L3 TCM 0x80000008
                                 Level 3 cache misses
PAPI CA SNP 0x80000009 No
                                  Requests for a snoop
PAPI CA SHR 0x8000000a No
                                  Requests for exclusive access to shared cache line
                                  Requests for exclusive access to clean cache line
PAPI_CA_CLN 0x8000000b No
PAPI CA INV 0x8000000c No
                                  Requests for cache line invalidation
PAPI_CA_ITV 0x8000000d No
                                  Requests for cache line intervention
PAPI_L3_LDM 0x8000000e No
                                 Level 3 load misses
PAPI L3 STM 0x8000000f No
                                 Level 3 store misses
                                 Cycles branch units are idle
PAPI BRU IDL 0x80000010 No
PAPI FXU IDL 0x80000011 No
                                 Cycles integer units are idle
                                Cycles floating point units are idle
PAPI FPU IDL 0x80000012 No
PAPI LSU IDL 0x80000013 No
                                  Cycles load/store units are idle
PAPI TLB DM 0x80000014 Yes
                                  Data translation lookaside buffer misses
PAPI TLB IM 0x80000015 Yes
                                  Instruction translation lookaside buffer misses
PAPI TLB TL 0x80000016 Yes
                             Yes Total translation lookaside buffer misses
```















Working PAPI (FP Stores test)

```
...
float a, b, c;
...
for (int i = 0; i < 1000; i++) {
    c = a*b;
}
```

root@unmatched:~/tiagorocha/RISC-V-PAPI/sifive_u74_tests# ./papi_fp_store FP Stores: 1000











Next Steps...

- Ongoing: submitting perf_events kernel driver patch to the Linux Kernel repository
- Development of more tools that mimic the functionality of proprietary analyzes tools

This project was partially funded by

- FCT under projects UIDB/50021/2020
- European High Performance Computing Joint Undertaking under Framework Partnership Agreement No 800928 and Specific Grant Agreement No 101036168 (EPI SGA2)









