

```
1 -----
2 -- Company:
3 -- Engineer:
4 --
5 -- Create Date: 04/12/2022 10:22:06 PM
6 -- Design Name:
7 -- Module Name: Bin2Bcd - Behavioral
8 -- Project Name:
9 -- Target Devices:
10 -- Tool Versions:
11 -- Description:
12 --
13 -- Dependencies:
14 --
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18 --
19 -----
20
21
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24 use IEEE.std_logic_unsigned.all;
25 use IEEE.numeric_std.all;
26
27 -- Uncomment the following library declaration if using
28 -- arithmetic functions with Signed or Unsigned values
29 --use IEEE.NUMERIC_STD.ALL;
30
31 -- Uncomment the following library declaration if instantiating
32 -- any Xilinx leaf cells in this code.
33 --library UNISIM;
34 --use UNISIM.VComponents.all;
35
36 entity Bin2Bcd is
37     Port(
38         Clock: in STD_LOGIC;
39         Reset: in STD_LOGIC;
40         Number: in STD_LOGIC_VECTOR(15 downto 0);
41         BCD: out STD_LOGIC_VECTOR(15 downto 0)
42     );
43 end Bin2Bcd;
44
45 architecture Behavioral of Bin2Bcd is
46     type TState is (Take, Shift, Add, Provide);
47     signal State: TState := Take;
48 begin
49     process(Reset, Clock, State, Number)
50         variable vBuff: STD_LOGIC_VECTOR(31 downto 0);
51         variable I: NATURAL;
52     begin
53         if Reset = '1' then
54             State <= Take;
55         elsif falling_edge(Clock) then
56             case State is
```

```

57     when Take =>
58         vBuff(15 downto 0) := Number;
59         vBuff(31 downto 16) := (others => '0');
60         I := 0;
61         State <= Shift;
62     when Shift =>
63         vBuff := vBuff(30 downto 0) & '0';
64         if I = 15 then
65             State <= Provide;
66         else
67             State <= Add;
68         end if;
69     when Add =>
70         if vBuff(19 downto 16) > 4 then
71             vBuff(19 downto 16) := vBuff(19 downto 16) + 3;
72         end if;
73         if vBuff(23 downto 20) > 4 then
74             vBuff(23 downto 20) := vBuff(23 downto 20) + 3;
75         end if;
76         if vBuff(27 downto 24) > 4 then
77             vBuff(27 downto 24) := vBuff(27 downto 24) + 3;
78         end if;
79         if vBuff(31 downto 28) > 4 then
80             vBuff(31 downto 28) := vBuff(31 downto 28) + 3;
81         end if;
82         I := I + 1;
83         State <= Shift;
84     when Provide =>
85         BCD <= vBuff(31 downto 16);
86     end case;
87 end if;
88 end process;
89
90 end Behavioral;

```

```
1 -----
2 -- Company:
3 -- Engineer:
4 --
5 -- Create Date: 03/19/2022 09:01:34 PM
6 -- Design Name:
7 -- Module Name: CommandUnit - Behavioral
8 -- Project Name:
9 -- Target Devices:
10 -- Tool Versions:
11 -- Description:
12 --
13 -- Dependencies:
14 --
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18 --
19 -----
20
21
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24 use IEEE.std_logic_unsigned.all;
25 use work.Mouse_Types.all;
26
27 -- Uncomment the following library declaration if using
28 -- arithmetic functions with Signed or Unsigned values
29 --use IEEE.NUMERIC_STD.ALL;
30
31 -- Uncomment the following library declaration if instantiating
32 -- any Xilinx leaf cells in this code.
33 --library UNISIM;
34 --use UNISIM.VComponents.all;
35
36 entity CounterUnit is
37     Port(
38         Reset:      in  STD_LOGIC;
39         Clock:       in  STD_LOGIC;
40         MouseClock: in  STD_LOGIC;
41         MouseData:   in  STD_LOGIC;
42
43         ReverseSw:   in  STD_LOGIC;
44         DebugSw:     in  STD_LOGIC;
45         LED:         out STD_LOGIC_VECTOR(15 downto 0);
46
47         Segments:    out STD_LOGIC_VECTOR(6 downto 0);
48         Anodes:      out STD_LOGIC_VECTOR(3 downto 0)
49     );
50 end CounterUnit;
51
52 architecture Behavioral of CounterUnit is
53
54 component SSGDisplay is
55     Port(
56         Clock:      in  STD_LOGIC;
```

```

57     Number:      in STD_LOGIC_VECTOR(15 downto 0);
58     Segments:    out STD_LOGIC_VECTOR(6 downto 0);
59     Anodes:      out STD_LOGIC_VECTOR(3 downto 0)
60 );
61 end component;
62
63 component MouseDecoder is
64     Port(
65         Reset:      in  STD_LOGIC;
66         Clock:      in  STD_LOGIC;
67         MouseClock: in  STD_LOGIC;
68         MouseData:  in  STD_LOGIC;
69         MouseMessage: out Mouse_Message;
70         NewMessage: out  STD_LOGIC
71     );
72 end component;
73
74 signal Number:      STD_LOGIC_VECTOR(15 downto 0) := (others => '0');
75 signal M: Mouse_Message;
76 signal NewMessage: STD_LOGIC;
77 signal X, Y: STD_LOGIC := '0';
78
79 begin
80     Count_Clicks: process(Reset, NewMessage, M, Number)
81     variable Temp: STD_LOGIC_VECTOR(15 downto 0) := (others => '0');
82     begin
83         if Reset = '1' then
84             Number <= (others => '0');
85             Temp := (others => '0');
86             X <= '0';
87             Y <= '0';
88         elsif falling_edge(NewMessage) then
89             if ReverseSw = '0' then
90                 if M.LeftClick = '0' and X = '1' then
91                     Temp := Temp + 1;
92                 end if;
93                 if M.RightClick = '0' and Y = '1' and Temp > 0 then
94                     Temp := Temp - 1;
95                 end if;
96             else
97                 if M.LeftClick = '0' and X = '1' and Temp > 0 then
98                     Temp := Temp - 1;
99                 end if;
100                 if M.RightClick = '0' and Y = '1' then
101                     Temp := Temp + 1;
102                 end if;
103             end if;
104             X <= M.LeftClick;
105             Y <= M.RightClick;
106             Number <= Temp;
107         end if;
108     end process;
109
110     LED_Control: process(Reset, Clock, DebugSw, ReverseSw, M, Number)
111     begin
112         if Reset = '1' then
113             LED <= (others => '1');

```

```

114     elsif falling_edge(Clock) then
115         LED(15) <= ReverseSw;           -- Leftmost LED corresponds to IS_REVERSED
116         if DebugSw = '1' then
117             LED(14) <= '0';
118             LED(13) <= M.LeftClick;
119             LED(12) <= M.MiddleClick;
120             LED(11) <= M.RightClick;
121             LED(10) <= '0';
122             LED(9) <= M.OverflowX;
123             LED(8) <= M.OverflowY;
124
125             if M.X = 0 then LED(7) <= '0'; else LED(7) <= '1'; end if;
126             if M.Y = 0 then LED(6) <= '0'; else LED(6) <= '1'; end if;
127             if M.Z = 0 then LED(5) <= '0'; else LED(5) <= '1'; end if;
128
129             LED(4) <= '0';
130
131             LED(3 downto 0) <= Number(3 downto 0);
132         else
133             LED(14 downto 0) <= (others => '0');
134         end if;
135     end if;
136 end process;
137
138 Decode_Message: MouseDecoder port map (
139     Reset => Reset,
140     Clock => Clock,
141     MouseClock => MouseClock,
142     MouseData => MouseData,
143     MouseMessage => M,
144     NewMessage => NewMessage
145 );
146
147 Display_Number: SSGDisplay port map (Clock, Number, Segments, Anodes);
148 end Behavioral;

```

```
1 -----
2 -- Company:
3 -- Engineer:
4 --
5 -- Create Date: 04/14/2022 01:10:02 PM
6 -- Design Name:
7 -- Module Name: MouseDecoder - Behavioral
8 -- Project Name:
9 -- Target Devices:
10 -- Tool Versions:
11 -- Description:
12 --
13 -- Dependencies:
14 --
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18 --
19 -----
20
21
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24 use Work.Mouse_Types.ALL;
25
26 -- Uncomment the following library declaration if using
27 -- arithmetic functions with Signed or Unsigned values
28 --use IEEE.NUMERIC_STD.ALL;
29
30 -- Uncomment the following library declaration if instantiating
31 -- any Xilinx leaf cells in this code.
32 --library UNISIM;
33 --use UNISIM.VComponents.all;
34
35 entity MouseDecoder is
36     Port(
37         Reset:          in  STD_LOGIC;
38         Clock:           in  STD_LOGIC;
39         MouseClock:      in  STD_LOGIC;
40         MouseData:       in  STD_LOGIC;
41         MouseMessage:    out Mouse_Message;
42         NewMessage:      out STD_LOGIC
43     );
44 end MouseDecoder;
45
46 architecture Behavioral of MouseDecoder is
47     signal MouseBits:    NATURAL := 0;
48     signal MouseReg:     STD_LOGIC_VECTOR(42 downto 0) := (others => '0');
49     signal Trigger:      STD_LOGIC;
50 begin
51     Count_Bits: process(Reset, MouseClock)
52     begin
53         if Reset = '1' then
54             MouseBits <= 0;
55         elsif rising_edge(MouseClock) then
56             -- Counter modulo 43
```

```

57         if MouseBits <= 42 then
58             MouseBits <= MouseBits + 1;
59         else
60             MouseBits <= 0;
61         end if;
62     end if;
63 end process;
64
65 Shift_And_Sync: process(Reset, MouseClock)
66 begin
67     if Reset = '1' then
68         MouseReg <= (others => '0');
69     elsif falling_edge(MouseClock) then
70         Trigger <= '0';
71         MouseReg <= MouseReg(41 downto 0) & MouseData;
72         if MouseBits = 43 then
73             if IsMouseDataValid(MouseReg) then
74                 MouseMessage <= ParseMouseData(MouseReg);
75                 Trigger <= '1';
76             end if;
77         end if;
78     end if;
79 end process;
80
81 Pulse_Gen: process(Reset, Clock)
82 variable Idle: Boolean := true;
83 begin
84     if Reset = '1' then
85         Idle := true;
86     elsif rising_edge(Clock) then
87         NewMessage <= '0';
88         if Idle then
89             if Trigger = '1' then
90                 NewMessage <= '1';
91                 Idle := false;
92             end if;
93         else
94             if Trigger = '0' then
95                 Idle := true;
96             end if;
97         end if;
98     end if;
99 end process;
100
101 end Behavioral;

```

```
1 -----
2 -- Company:
3 -- Engineer:
4 --
5 -- Create Date: 04/05/2022 12:51:38 PM
6 -- Design Name:
7 -- Module Name: MouseTypes -
8 -- Project Name:
9 -- Target Devices:
10 -- Tool Versions:
11 -- Description:
12 --
13 -- Dependencies:
14 --
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18 --
19 -----
20
21
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24
25 package Mouse_Types is
26
27     type Mouse_Message is record
28         LeftClick:   STD_LOGIC;
29         RightClick:  STD_LOGIC;
30         MiddleClick: STD_LOGIC;
31         OverflowX:   STD_LOGIC;
32         OverflowY:   STD_LOGIC;
33
34         X: STD_LOGIC_VECTOR(8 downto 0);
35         Y: STD_LOGIC_VECTOR(8 downto 0);
36         Z: STD_LOGIC_VECTOR(8 downto 0);
37     end record;
38
39     function ParseMouseData(signal Buf: STD_LOGIC_VECTOR(42 downto 0)) return
Mouse_Message;
40     function IsMouseDataValid(signal Buf: STD_LOGIC_VECTOR(42 downto 0)) return
Boolean;
41
42 end package;
43
44 package body Mouse_Types is
45     function ParseMouseData(signal Buf: STD_LOGIC_VECTOR(42 downto 0)) return
Mouse_Message is
46     variable Msg: Mouse_Message;
47     begin
48         Msg.LeftClick   := Buf(41);
49         Msg.RightClick  := Buf(40);
50         Msg.MiddleClick := Buf(39);
51         -- Bit #3 <==> #38 is always 1
52         Msg.X(8) := Buf(37);
53         Msg.Y(8) := Buf(36);
```



```

54     Msg.OverflowX    := Buf(35);
55     Msg.OverflowY    := Buf(34);
56     -- Parity, Stop, Start
57
58     Msg.X(7 downto 0) := Buf(30 downto 23);
59     -- Parity, Stop, Start
60     Msg.Y(7 downto 0) := Buf(19 downto 12);
61     -- Parity, Stop, Start
62     Msg.Z := Buf(8 to 1);
63     -- Parity bit
64
65     return Msg;
66 end function;
67
68 function ParityOf(signal Buf: STD_LOGIC_VECTOR) return STD_LOGIC is
69 variable P: STD_LOGIC := '1';
70 begin
71     for I in Buf'RANGE loop
72         P := P xor Buf(I);
73     end loop;
74     return P;
75 end function;
76
77 is
78 function IsMouseDataValid(signal Buf: STD_LOGIC_VECTOR(42 downto 0)) return Boolean
79 begin
80     if Buf(42) /= '0' then return false; end if;
81
82     if Buf(38) /= '1' then return false; end if;
83     if ParityOf(Buf(41 downto 34)) /= Buf(33) then return false; end if;
84     if Buf(32) /= '1' or Buf(31) /= '0' then return false; end if;
85
86     if ParityOf(Buf(30 downto 23)) /= Buf(22) then return false; end if;
87     if Buf(21) /= '1' or Buf(20) /= '0' then return false; end if;
88
89     if ParityOf(Buf(19 downto 12)) /= Buf(11) then return false; end if;
90     if Buf(10) /= '1' or Buf(9) /= '0' then return false; end if;
91
92     if ParityOf(Buf(8 downto 1)) /= Buf(0) then return false; end if;
93
94     return true;
95 end function;
end;

```

```
1 -----
2 -- Company:
3 -- Engineer:
4 --
5 -- Create Date: 03/15/2022 01:22:28 PM
6 -- Design Name:
7 -- Module Name: SSGDisplay - Behavioral
8 -- Project Name:
9 -- Target Devices:
10 -- Tool Versions:
11 -- Description:
12 --
13 -- Dependencies:
14 --
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18 --
19 -----
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.std_logic_unsigned.all;
23 use IEEE.numeric_std.all;
24
25 entity SSGDisplay is
26     Port(
27         Clock:        in STD_LOGIC;
28         Number:        in STD_LOGIC_VECTOR (15 downto 0);
29         Segments:      out STD_LOGIC_VECTOR(6 downto 0);
30         Anodes:        out STD_LOGIC_VECTOR(3 downto 0)
31     );
32 end SSGDisplay;
33
34 architecture Behavioral of SSGDisplay is
35
36     signal Digit: STD_LOGIC_VECTOR(3 downto 0);
37     -- 1 / (100MHz / 2^20) = 10.48ms refresh rate
38     signal Refresh: STD_LOGIC_VECTOR(19 downto 0);
39     -- 2 bits for the 4 to 1 MUX
40     signal NextAnode: STD_LOGIC_VECTOR(1 downto 0);
41
42     component Bin2Bcd is
43         Port(
44             Clock: in STD_LOGIC;
45             Reset: in STD_LOGIC;
46             Number: in STD_LOGIC_VECTOR(15 downto 0);
47             BCD:    out STD_LOGIC_VECTOR(15 downto 0)
48         );
49     end component Bin2Bcd;
50
51     signal ResetB2B: STD_LOGIC;
52     signal BCD: STD_LOGIC_VECTOR(15 downto 0);
53
54 begin
55     Segment_Pattern: process(Digit)
56     begin
```

```

57     case Digit is
58         when "0000" => Segments <= "0000001"; -- 0
59         when "0001" => Segments <= "1001111"; -- 1
60         when "0010" => Segments <= "0010010"; -- 2
61         when "0011" => Segments <= "0000110"; -- 3
62         when "0100" => Segments <= "1001100"; -- 4
63         when "0101" => Segments <= "0100100"; -- 5
64         when "0110" => Segments <= "0100000"; -- 6
65         when "0111" => Segments <= "0001111"; -- 7
66         when "1000" => Segments <= "0000000"; -- 8
67         when "1001" => Segments <= "0000100"; -- 9
68         when others => Segments <= "0000001"; -- 0
69     end case;
70 end process;
71
72 Refresh_Interval: process(Clock)
73 begin
74     if rising_edge(Clock) then
75         Refresh <= Refresh + 1;
76     end if;
77 end process;
78
79 -- Select the next anode pattern
80 Anode_Mux: NextAnode <= Refresh(19 downto 18);
81
82 ResetB2B <= Refresh(18);
83
84 Binary_To_BCD: Bin2Bcd port map(
85     Number => Number,
86     Clock => Clock,
87     Reset => ResetB2B,
88     BCD => BCD
89 );
90
91 Digit_Selection: process(NextAnode, BCD)
92 begin
93     -- Select the actual digit to show
94     case NextAnode is
95         when "00" => -- First digit
96             Anodes <= "0111";
97             Digit <= BCD(15 downto 12);
98         when "01" => -- Second digit
99             Anodes <= "1011";
100            Digit <= BCD(11 downto 8);
101        when "10" => -- Third digit
102            Anodes <= "1101";
103            Digit <= BCD(7 downto 4);
104        when "11" => -- Fourth digit
105            Anodes <= "1110";
106            Digit <= BCD(3 downto 0);
107        end case;
108    end process;
109
110 end Behavioral;

```