

## **CSE 404: Digital System Design Sessional**



# **4-Bit PC Instructions Implementation Block Diagram**

**Section: A1**

**Group: 4**

**Group Members:**


1405009

1405013

1405014

1405015

1405016



## Instructions:

CLR	Clear Register
CLK	Clock Pulse
Cp	Increment PC
$\overline{L_P}$	Load PC from bus
Ep	Output PC from bus
$\overline{L_M}$	Load MAR from bus
E <sub>R</sub>	Output RAM[MAR] to MDR line
$\overline{L_R}$	Load RAM[MAR] from MDR
$\overline{L_{MB}}$	Load MDR from bus
$\overline{L_{MR}}$	Load MDR from RAM
E <sub>MB</sub>	Output MDR to bus
E <sub>MR</sub>	Output MDR to RAM
$\overline{L_I}$	Load IR from bus
$\overline{L_A}$	Load ACC from bus
E <sub>A</sub>	Output ACC to bus
R	Rotate Left
R <sub>C</sub>	Rotate with Carry
E <sub>ALU</sub>	Output ALU value to bus
S0, S1, S2, S3, C <sub>IN</sub> , M	ALU mode selection
$\overline{L_T}$	Load Temp from bus
$\overline{L_B}$	Load Reg. B from bus
E <sub>A</sub>	Output Reg. B to bus
CLC	Clear Carry flag
CLS	Clear Sign flag
$\overline{L_F}$	Load flag from ALU
E <sub>CF</sub>	Output Carry flag
E <sub>S</sub>	Output SP to bus
$\overline{L_S}$	Load SP from bus
$\overline{L_0}$	Load Output Reg from bus