CSE 404: Digital System Design Sessional



4-Bit PC Instructions Implementation Block Diagram

Section: A1 Group Members:


Group: 4 1405009

1405013

1405014

1405015

1405016



Instructions:

CLR	Clear Register
CLK	Clock Pulse
Ср	Increment PC
L _P	Load PC from bus
Ер	Output PC from bus
$\overline{\mathrm{L}_{\mathrm{M}}}$	Load MAR from bus
E_R	Output RAM[MAR] to MDR line
$\overline{L_R}$	Load RAM[MAR] from MDR
$\overline{\mathrm{L_{MB}}}$	Load MDR from bus
$\overline{\mathrm{L}_{\mathrm{MR}}}$	Load MDR from RAM
E_{MB}	Output MDR to bus
E_{MR}	Output MDR to RAM
$\overline{L_{I}}$	Load IR from bus
$\overline{\mathrm{L}_{\mathrm{A}}}$	Load ACC from bus
E _A	Output ACC to bus
R	Rotate Left
R_{C}	Rotate with Carry
E _{ALU}	Output ALU value to bus
S0, S1, S2, S3, C _{IN} , M	ALU mode selection
$\overline{\mathrm{L_{T}}}$	Load Temp from bus
$\overline{\mathrm{L}_{\mathrm{B}}}$	Load Reg. B from bus
E _A	Output Reg. B to bus
CLC	Clear Carry flag
CLS	Clear Sign flag
$\overline{L_{F}}$	Load flag from ALU
E _{CF}	Output Carry flag
Es	Output SP to bus
$\overline{\mathrm{L_S}}$	Load SP from bus
$\overline{\mathrm{L_0}}$	Load Output Reg from bus