{"payload":{"header_redesign_enabled":false,"results":[{"id":"462658446","archived":false,"color":"#e34c26","followers":3,"has_funding_file":false,"hl_name":"Rafsan7238/CSE460_Labs","hl_trunc_description":"This repo contains the lab files for my CSE460: VLSI course at BracU, written in VHDL, DHCP and MicroWind. ","language":"HTML","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":462658446,"name":"CSE460_Labs","owner_id":64797072,"owner_login":"Rafsan7238","updated_at":"2022-04-18T17:13:57.959Z","has_issues":true}},"sponsorable":false,"topics":["dhcp","vhdl","hardware-designs","vlsi","bracu","cse460","microwind"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":99,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ARafsan7238%252FCSE460_Labs%2B%2Blanguage%253AHTML","metadata":null,"csrf_tokens":{"/Rafsan7238/CSE460_Labs/star":{"post":"_bMw1fY6G8hUoBI-vKR64egfiFXg4s5WZOSsnWFEiL8RA9ZNrrQP6J6cYY3sifbKSrLsGrXG_5iXZWhltctb6Q"},"/Rafsan7238/CSE460_Labs/unstar":{"post":"5C9s0-HTnj_5syukFR0ySCKq7cARciwcCQlGpG6bKbN8r-E8-SJxdoz_9X9HPdpww8TwFrpx_xOliKcmOtB0pw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"5sUQrmXkcGmkFOM_FDgFXGD16tWhrLIv8XyESC4cMXo7E7gBC2jNxnUsFfFOf9txsPrYEPQHAHkAkhzaorUbTQ"}}},"title":"Repository search results"}