DSP Project

The reg & MUX module:

```
D:\Digital design diploma\Projects\Project1\regs.v - Sublime Text (UNREGISTERED)
<u>File Edit Selection Find View Goto Tools Project Preferences Help</u>
 ♦ DSP.v
                                                VM_FSM.v
                                  regs.v
       module regs(clk,clk_en,rst,in_signal,out_signal);
       parameter USE_REG = 0;
       parameter LENGTH = 18;
       parameter RST_MODE = "SYNC";
       input wire clk, clk en;
       input wire rst;
       input wire [LENGTH-1:0] in_signal;
       output reg [LENGTH-1:0] out signal;
       generate
            if (USE REG == 1 && RST MODE == "ASYNC") begin
                always @(posedge clk or posedge rst) begin
                     if (rst)
                         out signal <= 0;
                    else if (clk en)
                         out signal <= in signal;
                end
            end else if(USE_REG == 1 && RST_MODE == "SYNC") begin
                always @(posedge clk) begin
                    if (rst)
                         out signal <= 0;
                    else if (clk_en)
                         out_signal <= in_signal;</pre>
                end
            end else begin
                always @(*) begin
                    out signal = in signal;
                end
            end
       endgenerate
```

The testbench:

```
2 D:\Digital design diploma\Projects\Project1\regs_tb.v - Sublime Text (UNREGISTERED)
File Edit Selection Find View Goto Tools Project Preferences Help
                       regs_tb.v
        module tb_regs;
             reg clk;
            reg clk_en;
            reg [LENGTH-1:0] in_signal;
            wire [LENGTH-1:0] out_signal_wire;
wire [LENGTH-1:0] out_signal_reg;
initial begin
        regs #(.USE_REG(0),.LENGTH(LENGTH),
.RST_MODE("SYNC")) uut_wire (.clk(clk),.clk_en(clk_en),.rst(rst),.in_signal(in_signal),
                                          .out_signal(out_signal_wire)
        23
24
                 clk_en = 0;
                 in_signal = 0;
                #10;
rst = 0;
                 in_signal = 18'h3FFFF;
                 clk_en = 1;
                 #10;
in_signal = 18'h00001;
                 in_signal = 18'h12345;
                #10;
in_signal = 18'h54321;
                 clk_en = 1;
                #20;
in_signal = 18'h00002;
```

Waveform:

Wave - Default	Wave - Default:															- + 4	
≨ 1 +	Msgs																
/tb_regs/LENGTH	32'h00000012	0000001	12														
// /tb_regs/dk	1'h1																
/tb_regs/dk_en	1'h1																
/tb_regs/rst	1'h0																
II - / /tb_regs/in_signal		00000		3ffff		00001		12345		14321				00002			
		00000		3ffff		00001		12345		14321				00002			
+	18'h3ffff		00000		3ffff		00001		12345		14321				00002		

Main project code:

```
D:\Digital design diploma\Projects\Project1\DSP.v - Sublime Text (UNREGISTERED)
File Edit Selection Find View Goto Tools Project Preferences Help
 ∢▶
       DSP.v ×
                  DSP_tb.v × Constraints_basys3_DSP.xdc × regs.v × regs_tb.v ×
        reg [47:0]Mx_out;
         reg [47:0]Mz_out;
         wire [48:0]Post_AS_out;//[48] is for carryout
         wire [47:0]P out;
         wire CYI_IN;
         wire CYI_OUT;
         wire CYO_OUT;//the in is Post_AS_out[48]
         wire [47:0]D_CONC;
         generate
             if(B_INPUT == "DIRECT") begin
                 assign B_IN = B;
             end
             else if(B_INPUT == "CASCADE") begin
                 assign B_IN = BCIN;
        endgenerate
             if(CARRYINSEL == "OPMODE5") begin
                 assign CYI_IN = OPMODE_out[5];
             else if(CARRYINSEL == "CARRYIN") begin
                 assign CYI_IN = CARRYIN;
         endgenerate
         regs #(.USE_REG(OPMODEREG),.LENGTH(8),.RST_MODE(RSTTYPE)) OPMODE_REG (
             .clk(clk),
             .clk_en(CEOPMODE),
             .rst(RSTOPMODE),
             .in_signal(OPMODE),
             .out_signal(OPMODE_out)
         regs #(.USE_REG(DREG),.LENGTH(18),.RST_MODE(RSTTYPE)) D_REG (
             .clk(clk),
             .clk_en(CED),
             .rst(RSTD),
             .in_signal(D),
             .out_signal(D_out)
```

```
D:\Digital design diploma\Projects\Project1\DSP.v - Sublime Text (UNREGISTERED)
File Edit Selection Find View Goto Tools Project Preferences Help
 ◆▶
       DSP.v ×
                   DSP_tb.v
                                Constraints_basys3_DSP.xdc × regs.v ×
                                                                      regs_tb.v ×
                                                                                     VM_FSN
         regs #(.USE_REG(BOREG),.LENGTH(18),.RST_MODE(RSTTYPE)) BO_REG (
             .clk(clk),
             .clk_en(CEB),
             .rst(RSTB),
             .in_signal(B_IN),
             .out_signal(B0_out)
         regs #(.USE_REG(A0REG),.LENGTH(18),.RST_MODE(RSTTYPE)) A0_REG (
             .clk(clk),
             .clk en(CEA),
             .rst(RSTA),
             .in_signal(A),
             .out signal(A0 out)
         regs #(.USE_REG(CREG),.LENGTH(48),.RST_MODE(RSTTYPE)) C_REG (
             .clk(clk),
             .clk en(CEC),
             .rst(RSTC),
             .in signal(C),
             .out_signal(C_out)
         regs #(.USE REG(B1REG),.LENGTH(18),.RST MODE(RSTTYPE)) B1 REG (
             .clk(clk),
             .clk_en(CEB),
             .rst(RSTB),
             .in_signal(M1_out),
             .out_signal(B1_out)
         regs #(.USE_REG(A1REG),.LENGTH(18),.RST_MODE(RSTTYPE)) A1_REG (
             .clk(clk),
             .clk_en(CEA),
             .rst(RSTA),
             .in_signal(A0_out),
             .out_signal(A1_out)
         regs #(.USE_REG(MREG),.LENGTH(36),.RST_MODE(RSTTYPE)) M_REG (
             .clk(clk),
             .clk_en(CEM),
             .rst(RSTM),
             .in_signal(Mult_out),
             .out_signal(M_out)
```

```
D:\Digital design diploma\Projects\Project1\DSP.v - Sublime Text (UNREGISTERED)
File Edit Selection Find View Goto Tools Project Preferences Help
        DSP.v × DSP_tb.v × Constraints_basys3_DSP.xdc × regs.v × regs_tb.v × VM_FSM.v × D_flipflop.v
          regs #(.USE_REG(CARRYINREG),.LENGTH(1),.RST_MODE(RSTTYPE)) CYI_REG (
               .clk_en(CECARRYIN),
               .rst(RSTCARRYIN),
               .in_signal(CYI IN)
               .out_signal(CYI_OUT)
          regs #(.USE_REG(CARRYOUTREG),.LENGTH(1),.RST_MODE(RSTTYPE)) CYO_REG (
             .clk(clk),
.clk_en(CECARRYIN),
               .rst(RSTCARRYIN),
               .in_signal(Post_AS_out[48]),
               .out_signal(CYO_OUT)
          regs #(.USE_REG(PREG),.LENGTH(48),.RST_MODE(RSTTYPE)) P_REG (
              .clk(clk),
               .clk_en(CEP),
.rst(RSTP),
.in_signal(Post_AS_out[47:0]),
               .out_signal(P)
          assign Pre_AS_out = (OPMODE_out[6])? D_out - B0_out : D_out + B0_out;
          assign Post_AS_out = (OPMODE_out[7])? Mz_out - (Mx_out + CYI_OUT) : Mz_out + Mx_out + CYI_OUT;
assign M1_out = (OPMODE_out[4])? Pre_AS_out : B0_out;
          assign Mult out = B1 out * A1 out;
          assign D_CONC = {D_out[11:0],A1_out[17:0],B1_out[17:0]}; assign BCOUT = B1_out;
          assign M = M_out;
          assign CARRYOUTF = CYO_OUT;
assign CARRYOUT = CYO_OUT;
          assign PCOUT = P;
          always @(*) begin
              case(OPMODE_out[3:2])
2'b00 : Mz_out = 48'b0;
2'b01 : Mz_out = PCIN;
                   2'b10 : Mz_out = P;
2'b11 : Mz_out = C_out;
```

Testbench:

```
D:\Digital design diploma\Projects\Project1\DSP_tb.v - Sublime Text (UNREGISTERED)
File Edit Selection Find View Goto Tools Project Preferences Help
        DSP.v ×
                                   Constraints_basys3_DSP.xdc × regs.v × regs_tb.v × VM_FSN
                    DSP_tb.v X
          module tb_DSP;
         parameter AOREG = 0;
         parameter A1REG = 1;
          parameter BOREG = 0;
         parameter B1REG = 1;
         parameter CREG = 1;
         parameter DREG=1;
         parameter MREG = 1;
         parameter PREG = 1;
         parameter CARRYINREG = 1;
         parameter CARRYOUTREG = 1;
         parameter OPMODEREG = 1;
parameter CARRYINSEL = "OPMODE5";
          parameter B_INPUT = "DIRECT";
          parameter RSTTYPE = "SYNC";
         reg [17:0] A;
          reg [17:0] B;
          reg [17:0] D;
         reg [47:0] C;
reg [47:0] PCIN;
          reg CARRYIN;
          reg clk;
          reg CEA;
          reg CEB;
          reg CEC;
          reg CED;
          reg CEM;
          reg CEP;
          reg CECARRYIN;
          reg CEOPMODE;
          reg [17:0] BCIN;
          reg RSTA;
          reg RSTB;
          reg RSTC;
          reg RSTCARRYIN;
          reg RSTD;
          reg RSTM;
          reg RSTOPMODE;
          reg RSTP;
reg [7:0] OPMODE;
         wire [47:0] P;
wire [35:0] M;
          wire [17:0] BCOUT;
wire [47:0] PCOUT;
          wire CARRYOUT;
          wire CARRYOUTF;
```

```
D:\Digital design diploma\Projects\Project1\DSP_tb.v - Sublime Text (UNREGISTERED)
File Edit Selection Find View Goto Tools Project Preferences Help
                          wire CARRYOUT;
                            wire [47:0] P2;
                           wire [35:0] M2;
wire [17:0] BCOUT2;
wire [47:0] PCOUT2;
                            wire CARRYOUT2;
                            wire CARRYOUTF2:
                           // Instantiate the DSP module
DSP #(.A0REG(A0REG),.A1REG(A1REG),.B0REG(B0REG),.B1REG(B1REG),.CREG(CREG),.DREG(DREG),.MREG(MREG),
.PREG(PREG),.CARRYINREG(CARRYINREG),.CARRYOUTREG(CARRYOUTREG),.OPMODEREG(OPMODEREG),
.CARRYINSEL(CARRYINSEL),.B_IMPUT(B_INPUT),.RSTTYPE(RSTTYPE)
) dut (.A(A),.B(B),.C(C),.D(D),.CARRYIN(),.c1k(c1k),.CEA(CEA),.CEB(CEB),.CEC(CEC),.CED(CED),.CEM(CEM),
.CEP(CEP),.CECARRYIN(CECARRYIN),.CEOPMODE(CEOPMODE),.BCIN(BCIN),.RSTA(RSTA),.RSTB(RSTB),.RSTC(RSTC),
.RSTCARRYIN(RSTCARRYIN),.RSTD(RSTD),.RSTM(RSTM),.RSTOPMODE(RSTOPMODE),.BSTP(RSTP),.OPMODE(OPMODE),.P(P),.M(M),
.BCOUT(BCOUT),.PCIN(PCIN),.PCOUT(PCOUT),.CARRYOUT(CARRYOUT),.CARRYOUTF(CARRYOUTF)
                           DSP #(.AOREG(AOREG),.A1REG(A1REG),.BOREG(BOREG),.B1REG(B1REG),.CREG(CREG),.DREG(DREG),.MREG(MREG),
.PREG(PREG),.CARRYINREG(CARRYINREG),.CARRYOUTREG(CARRYOUTREG),.OPMODEREG(OPMODEREG),
.CARRYINSEL("CARRYIN"),.B_INPUT("CASCADE"),.RSTTYPE(RSTTYPE)
) dut_2 (.A(A),.B(B),.C(C),.D(D),.CARRYIN(CARRYIN),.clk(clk),.CEA(CEA),.CEB(CEB),.CEC(CEC),.CED(CED),.CEM(CEM),
.CPP(CEP),.CECARRYIN(CECARRYIN),.CEOPMODE),.BCIN(BCIN),.RSTA(RSTA),.RSTB(RSTB),.RSTC(RSTC),
.RSTCARRYIN(RSTCARRYIN),.RSTD(RSTD),.RSTM(RSTM),.RSTOPMODE(RSTOPMODE),.RSTP(RSTP),.OPMODE(OPMODE),.P(P2),.M(M2),
.BCOUT(BCOUT2),.PCIN(PCIN),.PCOUT(PCOUT2),.CARRYOUT(CARRYOUT2),.CARRYOUTF(CARRYOUTF2)
                             initial begin
  clk = 0;
  forever #2 clk = ~clk;
                               initial begin
                                        A = 0;
B = 0;
C = 0;
D = 0;
PCIN = 0;
CARRYIN = 0;
                                         CEARRYIN = CEA = 0; CEB = 0; CEC = 0; CED = 0; CEM = 0; CEP = 0; CEP = 0; CECARRYIN
                                          CECARRYIN = 0;
                                          CEOPMODE = 0;
```

First test:

```
D:\Digital design diploma\Projects\Project1\DSP_tb.v - Sublime Text (UNREGISTERED)
File Edit Selection Find View Goto Tools Project Preferences Help
                      DSP_tb.v × Constraints_basys3_DSP.xdc × regs.v × regs.tb.v × VM_FSM.v × D_flipflop.v × VM,
                CECARRYIN = 0;
                CEOPMODE = 0;
               BCIN = 0;
RSTA = 0;
RSTB = 0;
                RSTCARRYIN = 0;
                RSTOPMODE = 0;
                RSTP = 0;
                OPMODE = 0;
                @(negedge clk);
RSTA = 1; RSTB = 1; RSTC = 1; RSTD = 1; RSTM = 1; RSTP = 1; RSTCARRYIN = 1; RSTOPMODE = 1;
                @(negedge clk);
RSTA = 0; RSTB = 0; RSTC = 0; RSTD = 0; RSTM = 0; RSTP = 0; RSTCARRYIN = 0; RSTOPMODE = 0;
               @(negedge clk);
CEA = 1;
CEB = 1;
CEC = 1;
                CED = 1;
               CEM = 1;
CEP = 1;
CECARRYIN = 1;
               CEOPMODE = 1;
PCIN = 48'd5;
CARRYIN = 1'b0;
                @(negedge clk);
               A = 18'd3;
B = 18'd4;
C = 48'd10;
                OPMODE = 8'b00011101;
                @(negedge clk);
                @(negedge clk);
@(negedge clk);
                @(negedge clk);
                if(PCOUT != 48'd43) begin
                     $display("error first test");
                @(negedge clk);
```

Second & Third tests:

```
🗾 D:\Digital design diploma\Projects\Project1\DSP_tb.v - Sublime Text (UNR
File Edit Selection Find View Goto Tools Project Preferences Hel
 ∢▶
                   DSP_tb.v ×
                                 Constraints_basys3_DSP.xdc × regs
             @(negedge clk);
             A = 18'd6;
             B = 18'd8;
             C = 48'd20;
             D = 18'd14;
             OPMODE = 8'b00001010;
             @(negedge clk);
             @(negedge clk);
             if(PCOUT != 48'd86) begin
                 $display("error second test");
                 $stop;
             @(negedge clk);
             @(negedge clk);
             @(negedge clk);
             A = 18'd1;
             B = 18'd1;
             C = 48'd1;
             D = 18'd1;
             OPMODE = 8'b00000011;
             @(negedge clk);
             @(negedge clk);
             @(negedge clk);
             @(negedge clk);
             @(negedge clk);
             @(negedge clk);
             if(PCOUT != {D,A,B}) begin
                 $display("error third test");
                 $stop;
             @(negedge clk);
```

Cascade:

```
$stop;
@(negedge clk);
A = 18'd2;
B = 18'd9;
C = 48'd10;
D = 18'd11;
BCIN = 18'd8;
CARRYIN = 1'b1;
PCIN = 48'd20;
OPMODE = 8'b10000101;
@(negedge clk);
@(negedge clk);
@(negedge clk);
@(negedge clk);
@(negedge clk);
@(negedge clk);
if(PCOUT2 != 48'd3) begin
    $display("error cascade test");
    $stop;
@(negedge clk);
$stop;
```


Do file:

```
File Edit View


vlib work
vlog DSP.v DSP_tb.v
vsim -voptargs=+acc work.DSP_tb
add wave *
run -all
#quit -sim
```

Waveforms:

First test:




Second test:



third test:




Cascade:



Vivado:


Elaboration:


Schematic:




As the parameter default is direct not cascade so the input used in cascade are not used.

Synthesis:





Utilizations:



Timing report:




Messages:




Implementation:


Schematic:




Utilization:



Timing:



Message:



Constrain file:

```
D:\Digital design diploma\Projects\Project1\Constraints_basys3_DSP.xdc - Sublime Text (UNREGISTERED)
File Edit Selection Find View Goto Tools Project Preferences Help
 ◆ ▶ DSP.v × DSP_tb.v × Constraints_basys3_DSP.xdc × regs.v × regs_tb.v × VM_FSM.v × D_flipflop.v × VM_FSM_tb.v
          ## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project
          ## Clock signal
          ## set the clock
         create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk]
          ## Switches
         # set_property -dict {
# set_property -dict {
                                                                                  [get_ports {B[3]}]
[get_ports {sw[10]}]
                                                         IOSTANDARD LVCMOS33 }
IOSTANDARD LVCMOS33 }
                                    PACKAGE PIN T3
                                    PACKAGE_PIN T2
          # set_property -dict {

                                                                                   [get_ports {sw[11]}
[get_ports {sw[12]}
                                    PACKAGE PTN R3
                                                         IOSTANDARD LVCMOS33 }
IOSTANDARD LVCMOS33 }
                                    PACKAGE PIN W2
                                                         IOSTANDARD LVCMOS33 }
IOSTANDARD LVCMOS33 }
                                    PACKAGE_PIN U1
PACKAGE PIN T1
                                                                                   [get_ports {sw[13]}
[get_ports {sw[14]}
          # set_property -dict { PACKAGE_PIN R2
                                                          IOSTANDARD LVCMOS33 } [get_ports {sw[15]}]
             ##STARTUPE2 primitive.
             #set_property -dict { PACKAGE_PIN D18
#set_property -dict { PACKAGE_PIN D19
#set_property -dict { PACKAGE_PIN G18
#set_property -dict { PACKAGE_PIN F18
                                                                       IOSTANDARD LVCMOS33 } [get_ports {QspiDB[0]}]
IOSTANDARD LVCMOS33 } [get_ports {QspiDB[1]}]
                                                                       IOSTANDARD LVCMOS33 } [get_ports {QspiDB[2]}]
IOSTANDARD LVCMOS33 } [get_ports {QspiDB[3]}]
             #set_property -dict { PACKAGE PIN K19
                                                                       IOSTANDARD LVCMOS33 } [get_ports QspiCSn]
             ## Configuration options, can be used for all designs
             set_property CONFIG_VOLTAGE 3.3 [current_design]
             set property CFGBVS VCCO [current design]
             ## SPI configuration mode options for QSPI boot, can be used for all designs
             set property BITSTREAM.GENERAL.COMPRESS TRUE [current design]
             set property BITSTREAM.CONFIG.CONFIGRATE 33 [current design]
             set_property CONFIG_MODE SPIx4 [current_design]
```