

SV Project - Synchronous FIFO

By

Omar Ahmed Ragab

FIFO Testing Project

Codes:

Top:

```
Goto Tools Project Preferences Help
1 module FIFO_top ();
2   bit clk;
3   always #1 clk = ~clk;
4   FIFO_if V_if(clk);
5   FIFO DUT(V_if);
6   FIFO_tb tb(V_if);
7   monitor_fifo mon(V_if);
8 endmodule
```

Interface:

```
Goto Tools Project Preferences Help
1 import shared_pkg::*;
2 interface FIFO_if (clk);
3   logic [FIFO_WIDTH-1:0] data_in;
4   input clk;
5   bit rst_n, wr_en, rd_en;
6   logic [FIFO_WIDTH-1:0] data_out;
7   logic wr_ack, overflow, underflow;
8   bit full, empty, almostfull, almostempty;
9 modport TEST (output data_in, rst_n, wr_en, rd_en, input clk, data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow);
10 modport DUT (input data_in, rst_n, wr_en, rd_en, clk, output data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow);
11 modport MONITOR (input clk, data_in, rst_n, wr_en, rd_en, data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow);
12
13 endinterface : FIFO_if
```

Shared package:

```
ha\Project1\shared_pkg.sv (Project1) - Sublime Text (UNREGISTERED)
new Goto Tools Project Preferences Help
1 package shared_pkg;
2   parameter FIFO_WIDTH = 16;
3   parameter FIFO_DEPTH = 8;
4   bit test_finished = 0;
5   int error_count = 0;
6   int correct_count = 0;
7   int iteration = 0;
8 endpackage : shared_pkg
```

Design:

Project: FIFO (Project) - Sublime text (UNREGISTERED)

```
Goto Tools Project Preferences Help
1 ///////////////////////////////////////////////////////////////////
2 // Author: Kareem Waseem
3 // Course: Digital Verification using SV & UVM
4 //
5 // Description: FIFO Design
6 //
7 ///////////////////////////////////////////////////////////////////
8 import shared_pkg::*;
9 module FIFO(FIFO_if.DUT V_if);
10
11     localparam max_fifo_addr = $clog2(FIFO_DEPTH);
12
13     reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
14
15     reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
16     reg [max_fifo_addr:0] count;
17
18     always @(posedge V_if.clk or negedge V_if.rst_n) begin
19         if (!V_if.rst_n) begin
20             wr_ptr <= 0;
21             //reset is not complete
22             V_if.wr_ack <= 0;
23             V_if.overflow <= 0;
24         end
25         else if (V_if.wr_en && count < FIFO_DEPTH) begin
26             mem[wr_ptr] <= V_if.data_in;
27             V_if.wr_ack <= 1;
28             wr_ptr <= wr_ptr + 1;
29         end
30         else begin
31             V_if.wr_ack <= 0;
32             if (V_if.full & V_if.wr_en)
33                 V_if.overflow <= 1;
34             else
35                 V_if.overflow <= 0;
36         end
37     end
38 end
```

```
39 ///////////////////////////////////////////////////////////////////
40 always @(posedge V_if.clk or negedge V_if.rst_n) begin
41     if (!V_if.rst_n) begin
42         rd_ptr <= 0;
43         //underflow reset
44         V_if.underflow <= 0;
45     end
46     else if (V_if.rd_en && count != 0) begin
47         V_if.data_out <= mem[rd_ptr];
48         rd_ptr <= rd_ptr + 1;
49     end
50     //handling the underflow signal
51     else begin
52         if (V_if.empty & V_if.rd_en)
53             V_if.underflow <= 1;
54         else
55             V_if.underflow <= 0;
56     end
57 end
58
59 always @(posedge V_if.clk or negedge V_if.rst_n) begin
60     if (!V_if.rst_n) begin
61         count <= 0;
62     end
63     else begin
64         case ((V_if.wr_en, V_if.rd_en))
65             2'b00 : begin
66                 V_if.data_out <= V_if.data_out;
67             end
68             2'b01 : begin
69                 if (!V_if.empty)
70                     count <= count - 1;
71             end
72             2'b10 : begin
73                 if (!V_if.full)
74                     count <= count + 1;
75             end
76             2'b11 : begin
77                 if (V_if.full)
78                     count <= count - 1;
79                 else if (V_if.empty)
80                     count <= count + 1;
81                 else
82                     count <= count;
83             end
84         endcase
85         // if ( ((V_if.wr_en, V_if.rd_en) == 2'b10) && !V_if.full)
86         // count <= count + 1;
87         // else if ( ((V_if.wr_en, V_if.rd_en) == 2'b01) && !V_if.empty)
88         // count <= count - 1;
89     end
90 end
91
92 assign V_if.full = (count == FIFO_DEPTH)? 1 : 0;
93 assign V_if.empty = (count == 0)? 1 : 0;
94 // assign V_if.underflow = (count == 0 && V_if.rd_en)? 1 : 0;
95 assign V_if.almostfull = (count == FIFO_DEPTH-1)? 1 : 0;
96 assign V_if.almostempty = (count == 1)? 1 : 0;
97 end
```

Assertions in main:

```
97
98 `ifdef SVA
99 always_comb begin
100     if(!V_if.rst_n)
101         a_reset: assert final(V_if.full == 0 && V_if.empty == 1 && V_if.almostfull == 0 && V_if.almostempty == 0 &&
102                               V_if.overflow == 0 && V_if.underflow == 0 && count == 0 && V_if.wr_ack == 0);
103     end
104
105     property reset_reg;
106         @(posedge V_if.clk) (V_if.rst_n == 0) |> ( V_if.overflow == 0 && V_if.underflow == 0 && count == 0 && V_if.wr_ack == 0);
107     endproperty
108
109     property full_prop;
110         @(posedge V_if.clk) disable iff(!V_if.rst_n) (count == FIFO_DEPTH) |> (V_if.full == 1);
111     endproperty
112
113     property almostfull_prop;
114         @(posedge V_if.clk) disable iff(!V_if.rst_n) (count == FIFO_DEPTH-1) |> (V_if.almostfull == 1);
115     endproperty
116
117     property empty_prop;
118         @(posedge V_if.clk) (count == 0) |> (V_if.empty == 1);
119     endproperty
120
121     property almostempty_prop;
122         @(posedge V_if.clk) disable iff(!V_if.rst_n) (count == 1) |> (V_if.almostempty == 1);
123     endproperty
124
125     property overflow_prop;
126         @(posedge V_if.clk) disable iff(!V_if.rst_n) ((count == FIFO_DEPTH) && V_if.wr_en == 1) |> (V_if.overflow == 1);
127     endproperty
128
129     property underflow_prop;
130         @(posedge V_if.clk) disable iff(!V_if.rst_n) ((count == 0) && V_if.rd_en == 1) |> (V_if.underflow == 1);
131     endproperty
132
133     property wr_ack_prop;
134         @(posedge V_if.clk) disable iff(!V_if.rst_n) (V_if.wr_en && (count < FIFO_DEPTH)) |> (V_if.wr_ack == 1);
135     endproperty
136
137     assert property(reset_reg); cover property(reset_reg);
138     assert property(full_prop); cover property(full_prop);
139     assert property(almostfull_prop); cover property(almostfull_prop);
140     assert property(empty_prop); cover property(empty_prop);
141     assert property(almostempty_prop); cover property(almostempty_prop);
142     assert property(overflow_prop); cover property(overflow_prop);
143     assert property(underflow_prop); cover property(underflow_prop);
144     assert property(wr_ack_prop); cover property(wr_ack_prop);
145
146 `endif
147
148 endmodule
```

Run file:

```
view Goto Tools Project Preferences Help
1 vlib work
2 vlog -f src_files.list +cover +define +SVA
3 vsim -voptargs+=acc FIFO_top -cover
4 add wave -position insertpoint sim:/FIFO_top/V_if/*
5 add wave -position insertpoint \
6 sim:/shared_pkg::iteration
7 coverage save FIFO_TOP.ucdb -onexit -du work.FIFO_top
8 run -all
```

Monitor:

```
\Project1\FIFO_monitor.sv • (Project1) - Sublime Text (UNREGISTERED)
v Goto Tools Project Preferences Help

1  import FIFO_Transaction_pkg::*;
2  import FIFO_scoreboard_pkg::*;
3  import FIFO_coverage_pkg::*;
4  import shared_pkg::*;
5  module monitor_fifo(FIFO_if.MONITOR V_if);
6      FIFO_transaction fifo_txn;
7      FIFO_coverage fifo_cov;
8      FIFO_scoreboard fifo_sb;
9      initial begin
10         fifo_txn = new();
11         fifo_cov = new();
12         fifo_sb = new();
13         forever begin
14             @(negedge V_if.clk);
15             fifo_txn.rst_n = V_if.rst_n;
16             fifo_txn.data_in = V_if.data_in;
17             fifo_txn.wr_en = V_if.wr_en;
18             fifo_txn.rd_en = V_if.rd_en;
19             fifo_txn.data_out = V_if.data_out;
20             fifo_txn.wr_ack = V_if.wr_ack;
21             fifo_txn.full = V_if.full;
22             fifo_txn.empty = V_if.empty;
23             fifo_txn.almostfull = V_if.almostfull;
24             fifo_txn.almostempty = V_if.almostempty;
25             fifo_txn.overflow = V_if.overflow;
26             fifo_txn.underflow = V_if.underflow;
27
28             fork
29                 begin
30                     fifo_cov.sample_data(fifo_txn);
31                 end
32
33                 begin
34                     fifo_sb.check_data(fifo_txn);
35                 end
36             join
37
38             if (test_finished) begin
39                 $display("Simulation finished!");
40                 $display("Correct transactions: %0d",correct_count);
41                 $display("Errors found: %0d",error_count);
42                 $stop;
43                 $finish;
44             end
45         end
46     end
47
48 endmodule
49
```

Testbench:

Object (fifo_tb.v) (Project) - Sublime Text (UNREGISTERED)

Goto Tools Project Preferences Help

```
1  import shared_pkg::*;
2  import FIFO_Transaction_pkg::*;
3  module FIFO_tb(FIFO_if.TEST V_if);
4
5      FIFO_transaction trans = new();
6  int i = 0;
7  initial begin
8      V_if.rst_n = 1;
9      @(negedge V_if.clk); #0;
10     V_if.rst_n = 0;
11     @(negedge V_if.clk); #0;
12     V_if.rst_n = 1;
13     @(negedge V_if.clk); #0;
14     V_if.wr_en = 1;
15     V_if.data_in = 6;
16     V_if.rd_en = 1;
17     @(negedge V_if.clk); #0;
18     V_if.rd_en = 0;
19     for(int i = 0; i < 10; i++) begin
20         V_if.wr_en = 1;
21         V_if.data_in = i;
22         @(negedge V_if.clk); #0;
23     end
24     V_if.wr_en = 0;
25     @(negedge V_if.clk); #0;
26     V_if.wr_en = 1;
27     V_if.rd_en = 1;
28     @(negedge V_if.clk); #0;
29     for(int i = 10; i < 22; i++) begin
30         V_if.rd_en = 1;
31         V_if.data_in = i;
32         @(negedge V_if.clk); #0;
33     end
34     V_if.wr_en = 0;
35     V_if.rd_en = 0;
36     @(negedge V_if.clk); #0;
37     V_if.wr_en = 1;
38     V_if.rd_en = 1;
39     @(negedge V_if.clk); #0;
40     for(int i = 0; i < 32768; i++) begin
41         assert(trans.randomize());
42         V_if.rst_n = trans.rst_n;
43         V_if.wr_en = trans.wr_en;
44         V_if.rd_en = trans.rd_en;
45         V_if.data_in = trans.data_in;
46         @(negedge V_if.clk); #0;
47     end
48     test_finished = 1;
49 end
50 endmodule
```

Transaction package:

```
v Goto Tools Project Preferences Help
1 package FIFO_Transaction_pkg;
2 import shared_pkg::*;
3 class FIFO_transaction;
4
5     rand bit rst_n;
6     randc bit wr_en;
7     randc bit rd_en;
8     randc logic [15:0] data_in;
9     logic [15:0] data_out;
10    bit wr_ack;
11    bit overflow;
12    bit full, empty, almostfull, almostempty, underflow;
13
14    int RD_EN_ON_DIST;
15    int WR_EN_ON_DIST;
16
17    function new(int rd_dist = 30, int wr_dist = 70);
18        this.RD_EN_ON_DIST = rd_dist;
19        this.WR_EN_ON_DIST = wr_dist;
20    endfunction
21
22    constraint reset_assertion {
23        rst_n dist {1'b1 :/ 99, 1'b0 :/ 1};
24    }
25
26    constraint write_enable_distribution {
27        wr_en dist {1'b1 :/ WR_EN_ON_DIST, 1'b0 :/ (100 - WR_EN_ON_DIST)};
28    }
29
30    constraint read_enable_distribution {
31        rd_en dist {1'b1 :/ RD_EN_ON_DIST, 1'b0 :/ (100 - RD_EN_ON_DIST)};
32    }
33 endclass
34
35 endpackage
```

Scoreboard package:

```
Goto Tools Project Preferences Help
1 package FIFO_scoreboard_pkg;
2 import FIFO_Transaction_pkg::*;
3 import shared_pkg::*;
4 class FIFO_scoreboard;
5     Logic [FIFO_WIDTH-1:0] data_out_ref;
6     bit full_ref, empty_ref, almostfull_ref, almostempty_ref, overflow_ref, underflow_ref, wr_ack_ref;
7     static Logic [FIFO_WIDTH-1:0] fifo_queue[$];
8     static int count_ref=0;
9
10    function void check_data(FIFO_transaction F_txn);
11        iteration++;
12        reference_model(F_txn);
13
14        if (F_txn.data_out != data_out_ref) begin
15            error_count++;
16            $display("*****ERROR: Mismatch detected in FIFO transaction in iteration number-%0d.", iteration);
17        end else begin
18            correct_count++;
19        end
20        $display("Expected: data_out_ref=%0d, full_ref=%0b, empty_ref=%0b, almostfull_ref=%0b, almostempty_ref=%0b, overflow_ref=%0b, underflow_ref=%0b, wr_ack_ref=%0b",
21            data_out_ref, full_ref, empty_ref, almostfull_ref, almostempty_ref, overflow_ref, underflow_ref, wr_ack_ref);
22
23        $display("Got: data_out=%0d, full=%0b, empty=%0b, almostfull=%0b, almostempty=%0b, overflow=%0b, underflow=%0b, wr_ack=%0b",
24            F_txn.data_out, F_txn.full, F_txn.empty, F_txn.almostfull, F_txn.almostempty, F_txn.overflow, F_txn.underflow, F_txn.wr_ack);
25
26        $display("queue size=%0d", fifo_queue.size());
27
28        for (int i = 0; i < fifo_queue.size(); i++) begin
29            $display("Element at index %0d: %0d", i, fifo_queue[i]);
30        end
31    endfunction
```

Goto Tools Project Preferences Help

```
33 function void reference_model(FIFO_transaction F_txn);
34     wr_ack_ref = 0;
35     overflow_ref = 0;
36     underflow_ref = 0;
37     if (!F_txn.rst_n) begin
38         fifo_queue.delete();
39         count_ref = 0;
40         //data_out_ref = F_txn.data_out;
41     wr_ack_ref = 0;
42     overflow_ref = 0;
43     underflow_ref = 0;
44     end
45     else begin
46         case ({F_txn.wr_en,F_txn.rd_en})
47             2'b10: begin
48                 if(fifo_queue.size() < FIFO_DEPTH) begin
49                     fifo_queue.push_back(F_txn.data_in);
50                     wr_ack_ref = 1;
51                     overflow_ref = 0;
52                 end
53                 else
54                     overflow_ref = 1;
55             end
56             2'b01 : begin
57                 if(fifo_queue.size() > 0) begin
58                     data_out_ref = fifo_queue.pop_front();
59                     underflow_ref = 0;
60                 end
61                 else
62                     underflow_ref = 1;
63             end
64             2'b00 : begin
65                 //data_out_ref = F_txn.data_out;
66             end
67             2'b11 : begin
68                 if(fifo_queue.size() < FIFO_DEPTH && fifo_queue.size() > 0) begin
69                     fifo_queue.push_back(F_txn.data_in);
70                     wr_ack_ref = 1;
71                     data_out_ref = fifo_queue.pop_front();
72                 end
73                 else if(fifo_queue.size() == FIFO_DEPTH) begin
74                     data_out_ref = fifo_queue.pop_front();
75                 end
76                 else if(fifo_queue.size() == 0) begin
77                     fifo_queue.push_back(F_txn.data_in);
78                     wr_ack_ref = 1;
79                 end
80             end
81         endcase
82     end
83     full_ref = (fifo_queue.size() == FIFO_DEPTH);
84     almostfull_ref = (fifo_queue.size() == FIFO_DEPTH - 1);
85     empty_ref = (fifo_queue.size() == 0);
86     almostempty_ref = (fifo_queue.size() == 1);
87 endfunction
88 endclass
89 endpackage
```


Coverage package:

```
2 package FIFO_coverage_pkg;
3 import FIFO_Transaction_pkg::*;
4 class FIFO_coverage;
5     FIFO_transaction F_cvg_txn;
6
7     covergroup fifo_cg;
8         cp_we_en:coverpoint F_cvg_txn.wr_en;
9         cp_rd_en:coverpoint F_cvg_txn.rd_en;
10        cp_wr_ack_signal: coverpoint F_cvg_txn.wr_ack;
11        cp_overflow_signal: coverpoint F_cvg_txn.overflow;
12        cp_full_signal: coverpoint F_cvg_txn.full;
13        cp_empty_signal: coverpoint F_cvg_txn.empty;
14        cp_almostfull_signal: coverpoint F_cvg_txn.almostfull;
15        cp_almostempty_signal: coverpoint F_cvg_txn.almostempty;
16        cp_underflow_signal: coverpoint F_cvg_txn.underflow;
17
18        wr_en_cross_rd_en: cross cp_we_en, cp_rd_en;
19
20        wr_en_cross_wr_ack: cross cp_we_en, cp_wr_ack signal {
21            illegal_bins illegal_wr_ack_on_no_wr = binsof(cp_we_en) intersect{0} && binsof(cp_wr_ack_signal) intersect{1};
22        wr_en_cross_overflow: cross cp_we_en, cp_overflow_signal {
23            illegal_bins illegal_overflow_on_no_wr = binsof(cp_we_en) intersect{0} && binsof(cp_overflow_signal) intersect{1};
24        }
25        wr_en_cross_full: cross cp_we_en, cp_full_signal;
26        wr_en_cross_empty: cross cp_we_en, cp_empty_signal;
27        wr_en_cross_almostfull: cross cp_we_en, cp_almostfull_signal;
28        wr_en_cross_almostempty: cross cp_we_en, cp_almostempty_signal;
29        wr_en_cross_underflow: cross cp_we_en, cp_underflow_signal;
30
31        rd_en_cross_wr_ack: cross cp_rd_en, cp_wr_ack_signal;
32        rd_en_cross_overflow: cross cp_rd_en, cp_overflow_signal {
33            illegal_bins illegal_overflow_on_rd = binsof(cp_rd_en) intersect{1} && binsof(cp_overflow_signal) intersect{1};
34        }
35        rd_en_cross_full: cross cp_rd_en, cp_full_signal {
36            illegal_bins illegal_full_on_rd = binsof(cp_rd_en) intersect{1} && binsof(cp_full_signal) intersect{1};
37        }
38        rd_en_cross_empty: cross cp_rd_en, cp_empty_signal;
39        rd_en_cross_almostfull: cross cp_rd_en, cp_almostfull_signal;
40        rd_en_cross_almostempty: cross cp_rd_en, cp_almostempty_signal;
41        rd_en_cross_underflow: cross cp_rd_en, cp_underflow_signal {
42            illegal_bins illegal_underflow_on_rd = binsof(cp_rd_en) intersect{0} && binsof(cp_underflow_signal) intersect{1};
43        }
44    endgroup
45    function new();
46        this.fifo_cg = new();
47    endfunction
48
49    function void sample_data(FIFO_transaction F_txn);
50        F_cvg_txn = F_txn;
51        fifo_cg.sample();
52    endfunction
53 endclass
54 endpackage
55
56
```

Bugs:

First Bug:

In first always block not all regs are reseted

```
reg [max_fifo_depth-1:0] count;

always @(posedge V_if.clk or negedge V_if.rst_n) begin
    if (!V_if.rst_n) begin
        wr_ptr <= 0;
        //reset is not complete
        V_if.wr_ack <= 0;
        V_if.overflow <= 0;
    end
    else if (V_if.wr_en && count < FIFO_DEPTH) begin
        mem[wr_ptr] <= V_if.data in;
    end
end
```

Second Bug:

Underflow was not handled sequentially

```
always @(posedge V_if.clk or negedge V_if.rst_n) begin
    if (!V_if.rst_n) begin
        rd_ptr <= 0;
        //underflow reset
        V_if.underflow <= 0;
    end
    else if (V_if.rd_en && count != 0) begin
        V_if.data_out <= mem[rd_ptr];
        rd_ptr <= rd_ptr + 1;
    end
    //handling the underflow signal
    else begin
        if (V_if.empty & V_if.rd_en)
            V_if.underflow <= 1;
        else
            V_if.underflow <= 0;
    end
end
end
```

```
9
10 assign V_if.full = (count == FIFO_DEPTH)? 1 : 0;
11 assign V_if.empty = (count == 0)? 1 : 0;
12 // assign V_if.underflow = (count == 0 && V_if.rd_en)? 1 : 0;
13 assign V_if.almostfull = (count == FIFO_DEPTH-1)? 1 : 0;
14 assign V_if.almostempty = (count == 1)? 1 : 0;
15
16
17
```

Third Bug:

Not handling the cases when rd_en and wr_en are 11 or 00

I used case to handle all cases

```
end
else begin
    case ({V_if.wr_en,V_if.rd_en})
        2'b00 : begin
            V_if.data_out <= V_if.data_out;
        end
        2'b01 : begin
            if(!V_if.empty)
                count <= count - 1;
        end
        2'b10 : begin
            if(!V_if.full)
                count <= count + 1;
        end
        2'b11 : begin
            if(V_if.full)
                count <= count - 1;
            else if(V_if.empty)
                count <= count + 1;
            else
                count <= count;
        end
    endcase
    // if ( ({V_if.wr_en, V_if.rd_en} == 2'b10) && !V_if.full)
    // count <= count + 1;
    // else if ( ({V_if.wr_en, V_if.rd_en} == 2'b01) && !V_if.empty)
    // count <= count - 1;
end
end
```

QuestaSim snippets:

```
# Element at index 1: 42017
# Simulation finished!
# Correct transactions: 32800
# Errors found: 0
# ** Note: $stop      : FIFO_monitor.sv{
#   Time: 65598 ns   Iteration: 1   Ins
```

Functional coverage:
































Covergroups							
Name	C	Coverage	Goal	% of Goal	Status	Included	Merge
/FIFO_coverage_pkg/FIFO_coverage		100.00%					
TYPE fifo_cg		100.00%	100	100.00...			
+ CVP fifo_cg::cp_we_en		100.00%	100	100.00...			
+ CVP fifo_cg::cp_rd_en		100.00%	100	100.00...			
+ CVP fifo_cg::cp_wr_ack_signal		100.00%	100	100.00...			
+ CVP fifo_cg::cp_overflow_signal		100.00%	100	100.00...			
+ CVP fifo_cg::cp_full_signal		100.00%	100	100.00...			
+ CVP fifo_cg::cp_empty_signal		100.00%	100	100.00...			
+ CVP fifo_cg::cp_almostfull_signal		100.00%	100	100.00...			
+ CVP fifo_cg::cp_almostempty_signal		100.00%	100	100.00...			
+ CVP fifo_cg::cp_underflow_signal		100.00%	100	100.00...			
+ CROSS fifo_cg::wr_en_cross_rd_en		100.00%	100	100.00...			
+ CROSS fifo_cg::wr_en_cross_wr_ack		100.00%	100	100.00...			
+ CROSS fifo_cg::wr_en_cross_overflow		100.00%	100	100.00...			
+ CROSS fifo_cg::wr_en_cross_full		100.00%	100	100.00...			
+ CROSS fifo_cg::wr_en_cross_empty		100.00%	100	100.00...			
+ CROSS fifo_cg::wr_en_cross_almostfull		100.00%	100	100.00...			
+ CROSS fifo_cg::wr_en_cross_almostempty		100.00%	100	100.00...			
+ CROSS fifo_cg::wr_en_cross_underflow		100.00%	100	100.00...			
+ CROSS fifo_cg::rd_en_cross_wr_ack		100.00%	100	100.00...			
+ CROSS fifo_cg::rd_en_cross_overflow		100.00%	100	100.00...			
+ CROSS fifo_cg::rd_en_cross_full		100.00%	100	100.00...			
+ CROSS fifo_cg::rd_en_cross_empty		100.00%	100	100.00...			
+ CROSS fifo_cg::rd_en_cross_almostfull		100.00%	100	100.00...			
+ CROSS fifo_cg::rd_en_cross_almostempty		100.00%	100	100.00...			
+ CROSS fifo_cg::rd_en_cross_underflow		100.00%	100	100.00...			

Assertion coverage:






























Assertions							
Name	Assertion Type	Language	Enable	Failure Count	Pass Count	Active	Cumulative
+ a_reset	Immediate	SVA	on	0	1	-	
+ assert_almostempty_prop	Concurrent	SVA	on	0	1	-	
+ assert_almostfull_prop	Concurrent	SVA	on	0	1	-	
+ assert_empty_prop	Concurrent	SVA	on	0	1	-	
+ assert_full_prop	Concurrent	SVA	on	0	1	-	
+ assert_overflow_prop	Concurrent	SVA	on	0	1	-	
+ assert_reset_reg	Concurrent	SVA	on	0	1	-	
+ assert_underflow_prop	Concurrent	SVA	on	0	1	-	
+ assert_wr_ack_prop	Concurrent	SVA	on	0	1	-	
+ immed_46	Immediate	SVA	on	0	1	-	

Code coverage:

Statement:

Statements - by instance (/FIFO_top/DUT)	
 FIFO.sv	
	18 always @(posedge V_if.clk or negedge V_if.rst_n) begin
	20 wr_ptr <= 0;
	22 V_if.wr_ack <= 0;
	23 V_if.overflow <= 0;
	26 mem[wr_ptr] <= V_if.data_in;
	27 V_if.wr_ack <= 1;
	28 wr_ptr <= wr_ptr + 1;
	31 V_if.wr_ack <= 0;
	33 V_if.overflow <= 1;
	35 V_if.overflow <= 0;
	39 always @(posedge V_if.clk or negedge V_if.rst_n) begin
	41 rd_ptr <= 0;
	42 V_if.underflow <= 0;
	45 V_if.data_out <= mem[rd_ptr];
	46 rd_ptr <= rd_ptr + 1;
	51 V_if.underflow <= 1;
	53 V_if.underflow <= 0;
	57 always @(posedge V_if.clk or negedge V_if.rst_n) begin
	59 count <= 0;
	64 V_if.data_out <= V_if.data_out;
	68 count <= count - 1;
	72 count <= count + 1;
	76 count <= count - 1;
	78 count <= count + 1;
	80 count <= count;
	90 assign V_if.full = (count == FIFO_DEPTH)? 1 : 0;
	91 assign V_if.empty = (count == 0)? 1 : 0;
	93 assign V_if.almostfull = (count == FIFO_DEPTH-1)? 1 : 0;
	94 assign V_if.almostempty = (count == 1)? 1 : 0;
	98 always_comb begin

Branch:

Branches - by instance (/FIFO_top/DUT)	
 FIFO.sv	
	19 if (!V_if.rst_n) begin
	25 else if (V_if.wr_en && count < FIFO_DEPTH) begin
	30 else begin
	32 if (V_if.full & V_if.wr_en)
	34 else
	40 if (!V_if.rst_n) begin
	44 else if (V_if.rd_en && count != 0) begin
	49 else begin
	50 if (V_if.empty & V_if.rd_en)
	52 else
	58 if (!V_if.rst_n) begin
	61 else begin
	62 case ({V_if.wr_en,V_if.rd_en})
	62.1 case
	63 2'b00 : begin
	66 2'b01 : begin
	67 if (!V_if.empty)
	70 2'b10 : begin
	71 if (!V_if.full)
	74 2'b11 : begin
	75 if (V_if.full)
	77 else if (V_if.empty)
	79 else
	90 assign V_if.full = (count == FIFO_DEPTH)? 1 : 0;
	91 assign V_if.empty = (count == 0)? 1 : 0;
	93 assign V_if.almostfull = (count == FIFO_DEPTH-1)? 1 : 0;
	94 assign V_if.almostempty = (count == 1)? 1 : 0;
	99 if (!V_if.rst_n)

Toggle:



Verification Plan:

	A	B	C	D	E	F
1	Label	Description	Stimulus Generation	Functional Coverage	Functionality Check	
2	Reset	When the reset is asserted, all the internal signal registers should be low except the underflow to be 1	Directed at the start of the simulation		immediate assertion to check reset	
3	FIFO_1	assert read and write enable to 1 after the reset then read	Directed	cover the wr_en with the rd_en in all cases	Concurrent assertion to check the empty flag & the underflow register & the almostempty flag	
4	FIFO_2	write 11 times in the FIFO to check the full flags & almost full & overflow	Directed	cover rd_en with all cases when fifo is empty or full ect.	Concurrent assertion to check the full flag & the overflow register & the almostfull flag & the wr_ack register	
5	FIFO_3	read 13 times in the FIFO to check the empty, almostempty and underflow flags	Directed	cover wr_en with all cases when fifo is empty or full ect.	Concurrent assertion to check the full flag & the overflow register & the wr_ack register	
6	FIFO_4	some directed assigns for the coverage	Directed		Concurrent assertion to check the empty flag & the underflow register & the almostempty flag	
7	FIFO_5	randomize for 2^15 times all the data based on the req constraints	Randomized		Concurrent assertion to check all the flags & all the internal registers	
8						
9						