SV Project - Synchronous FIFO By Omar Ahmed Ragab

FIFO Testing Project

Codes:

Top:

```
Goto Tools Project Preferences Help

module FIFO_top ();
bit clk;
always #1 clk = ~clk;
FIFO_if V_if(clk);
FIFO_DUT(V_if);
FIFO_tb tb(V_if);
monitor_fifo mon(V_if);
endmodule
```

Interface:

```
Goto Tools Project Preferences Help

import shared_pkg::*;

interface FIFO_if (clk);

logic [FIFO_WIDTH-1:0] data_in;

input clk;

bit rst_n, wr_en, rd_en;

logic wr_ack, overflow, underflow;

bit full, empty, almostfull, almostempty;

modport TEST (output data_in, rst_n, wr_en, rd_en, input clk, data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow);

modport DUT (input data_in, rst_n, wr_en, rd_en, clk, output data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow);

modport DUT (input data_in, rst_n, wr_en, rd_en, clk, output data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow);

modport MONITOR (input clk, data_in, rst_n, wr_en, rd_en, data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow);

endinterface : FIFO_if
```

Shared package:

Design:

```
above #(coodep v.lf.ck or negodge v.lf.rst_n) begin

if (coolep v.lf.ck or negodge v.lf.rst_n) begin

if (clare s) begin

if (clare s)

coole (coole s)

coole coole s)

coole (coole s)

coole coole s)

coole
```

Assertions in main:

```
| Ifder SW | salways comb begin | always comb begin | if(V_if.rst_n) | a_reset: assert final(V_if.full == 0 && V_if.empty == 1 && V_if.almostfull == 0 && V_if.almostmenty == 0 && count == 0 && V_if.almostmenty == 0 && V_if.alm
```

Run file:

```
/iew Goto Tools Project Preferences Help

1    vlib work
2    vlog -f src_files.list +cover +define +SVA
3    vsim -voptargs=+acc FIFO_top -cover
4    add wave -position insertpoint sim:/FIFO_top/V_if/*
5    add wave -position insertpoint \
6    sim:/shared_pkg::iteration
7    coverage save FIFO_TOP.ucdb -onexit -du work.FIFO_top
8    run -all
```

Monitor:

```
\Project1\FIFO_monitor.sv • (Project1) - Sublime Text (UNREGISTERED)
   Goto Tools Project Preferences Help
           import FIFO_Transaction_pkg::*;
import FIFO_scoreboard_pkg::*;
import FIFO_coverage_pkg::*;
            import shared_pkg::
           import snarea_prg::*;
module monitor fifo(FIFO if.MONITOR V if);
             FIFO_transaction fifo_txn;
              FIF0_coverage fifo_cov;
              FIFO_scoreboard fifo_sb;
initial begin
                fifo_txn = new();
                fifo_cov = new();
                 fifo_sb = new();
                   @(negedge V_if.clk);
                   fifo_txn.rst_n
fifo_txn.data_in
                                         = V_if.rst_n;
                                            = V_if.data_in;
                                             = V_if.wr_en;
                   fifo_txn.wr_en
                   fifo txn.rd en
                                             = V_if.rd_en;
                                            = V_if.data_out;
= V_if.wr_ack;
= V_if.full;
= V_if.empty;
                   fifo_txn.data_out
                   fifo_txn.wr_ack
                   fifo_txn.full
fifo_txn.empty
                   fifo_txn.almostfull = V_if.almostfull;
fifo_txn.almostempty = V_if.almostempty;
                   fifo_txn.overflow = V_if.overflow;
                                           = V_if.underflow;
                   fifo_txn.underflow
                   fork
                        fifo_cov.sample_data(fifo_txn);
                     end
                     begin
                        fifo_sb.check_data(fifo_txn);
                   if (test_finished) begin
                     $display("Simulation finished!");
                      $display("Correct transactions: %0d",correct_count);
                      $display("Errors found: %0d",error_count);
                   end
            endmodule
```

Testbench:

```
Goto Tools Project Preferences Help
         import shared_pkg::*;
import FIFO_Transaction_pkg::*;
         module FIFO_tb(FIFO_if.TEST V_if);
           FIFO_transaction trans = new();
           initial begin
              V_if.rst_n = 1;
@(negedge V_if.clk); #0;
V_if.rst_n = 0;
              @(negedge V_if.clk); #0;
              V_if.rst_n = 1;
              @(negedge V_if.clk); #0;
              V_if.wr_en = 1;
              V_if.data_in = 6;
              V_if.rd_en = 1;
              @(negedge V_if.clk); #0;
              V_if.rd_en = 0;
               for(int i = 0;i<10;i++)begin
                 V_if.wr_en = 1;
                 V_if.data_in = i;
                 @(negedge V_if.clk); #0;
              V_if.wr_en = 0;
              @(negedge V_if.clk); #0;
              V_{if.wr_en = 1}
              V_if.rd_en = 1;
@(negedge V_if.clk); #0;
for(int i = 10;i<22;i++)begin</pre>
                 V_if.rd_en = 1;
                 V_if.data_in = i;
                 @(negedge V_if.clk); #0;
              V_if.wr_en = 0;
V_if.rd_en = 0;
@(negedge V_if.clk); #0;
              V_if.wr_en = 1;
              V if.rd en = 1;
              @(negedge V_if.clk); #0;
for(int i = 0;i<32768;i++) begin
              assert(trans.randomize());

V_if.rst_n = trans.rst_n;

V_if.wr_en = trans.wr_en;
                   V_if.rd_en = trans.rd_en;
V_if.data_in = trans.data_in;
                    @(negedge V_if.clk); #0;
              end
              test finished = 1;
         endmodule
```

Transaction package:

```
Goto Tools Project Preferences Help
       package FIFO_Transaction_pkg;
         import shared_pkg::*;
         class FIFO_transaction;
           rand bit rst n;
           randc bit wr_en;
          randc bit rd_en;
           randc logic [15:0] data_in;
           logic [15:0] data_out;
bit wr_ack;
           bit overflow;
           bit full, empty, almostfull, almostempty, underflow;
           int RD_EN_ON_DIST;
           int WR_EN_ON_DIST;
           function new(int rd_dist = 30, int wr_dist = 70);
            this.RD_EN_ON_DIST = rd_dist;
            this.WR_EN_ON_DIST = wr_dist;
           endfunction
           constraint reset_assertion {
            rst_n dist {1'b1 :/ 99, 1'b0 :/ 1};
           constraint write_enable_distribution {
            wr_en dist {1'b1 :/ WR_EN_ON_DIST, 1'b0 :/ (100 - WR_EN_ON_DIST)};
           constraint read_enable_distribution {
            rd_en dist {1'b1 :/ RD_EN_ON_DIST, 1'b0 :/ (100 - RD_EN_ON_DIST)};
```

Scoreboard package:

```
Tools Project Preferences Help

package FIFO_scoreboard_pkg;

import FIFO_pronsaction_pkg:*;

import FIFO_pronsaction_pkg:*;
```

```
Goto
     Tools Project Preferences Help
           function void reference_model(FIFO_transaction F_txn);
               wr_ack_ref = 0;
               overflow_ref = 0;
underflow_ref = 0;
               if (!F_txn.rst_n) begin
                 fifo_queue.delete();
                 count ref = 0;
                 //data_out_ref = F_txn.data_out;
               wr_ack_ref = 0;
overflow_ref = 0;
               underflow_ref = 0;
               end
               else begin
                 case ({F_txn.wr_en,F_txn.rd_en})
                    2'b10: begin
                      if(fifo_queue.size() < FIFO_DEPTH) begin</pre>
                        fifo_queue.push_back(F_txn.data_in);
                        wr_ack_ref = 1;
                        overflow_ref = 0;
                        overflow_ref = 1;
                    2'b01 : begin
                     if(fifo_queue.size() > 0) begin
                        data_out_ref = fifo_queue.pop_front();
                        underflow_ref = 0;
                      end
                        underflow_ref = 1;
                    2'b00 : begin
                     //data_out_ref = F_txn.data_out;
                    end
                    2'b11 : begin
                      if(fifo_queue.size() < FIFO_DEPTH && fifo_queue.size() > 0) begin
                        fifo_queue.push_back(F_txn.data_in);
                        wr_ack_ref = 1;
                       data_out_ref = fifo_queue.pop_front();
                      else if(fifo_queue.size() == FIFO_DEPTH) begin
                       data_out_ref = fifo_queue.pop_front();
                      else if(fifo_queue.size() == 0) begin
                        fifo_queue.push_back(F_txn.data_in);
                        wr ack ref = 1;
               end
                  full_ref = (fifo_queue.size() == FIFO_DEPTH);
                  almostfull_ref = (fifo_queue.size() == FIFO_DEPTH - 1);
                  empty_ref = (fifo_queue.size() == 0);
                 almostempty_ref = (fifo_queue.size() == 1);
           endfunction
         endclass
       endpackage
```

Coverage package:

```
class FIFO_coverage;
FIFO_transaction F_cvg_txn;
        cp_we_en:coverpoint F_cvg_txn.wr_en;
cp_rd_en:coverpoint F_cvg_txn.rd_en;
cp_wr_ack_signal: coverpoint F_cvg_txn.wr_ack;
        cp_overflow_signal: coverpoint F_cvg_txn.overflow;
       cp_overtiow_signal: coverpoint F_cvg_txn.overflow;
cp_empty_signal: coverpoint F_cvg_txn.empty;
cp_almostfull_signal: coverpoint F_cvg_txn.almostfull;
cp_almostempty_signal: coverpoint F_cvg_txn.almostempty;
cp_underflow_signal: coverpoint F_cvg_txn.underflow;
        wr_en_cross_rd_en: cross cp_we_en, cp_rd_en;
       wr_en_cross_wr_ack: cross cp_we_en, cp_wr_ack_signal {
    illegal_bins illegal_wr_ack_on_no_wr = binsof(cp_we_en) intersect{0} && binsof(cp_wr_ack_signal) intersect{1};}
wr_en_cross_overflow: cross cp_we_en, cp_overflow_signal {
    illegal_bins illegal_overflow_on_no_wr = binsof(cp_we_en) intersect{0} && binsof(cp_overflow_signal) intersect{1};
        wr_en_cross_full: cross cp_we_en, cp_full_signal;
       wr_en_cross_empty: cross cp_we_en, cp_empty_signal;
wr_en_cross_almostfull: cross cp_we_en, cp_almostfull_signal;
wr_en_cross_almostempty: cross cp_we_en, cp_almostempty_signal;
wr_en_cross_underflow: cross cp_we_en, cp_underflow_signal;
        rd_en_cross_wr_ack: cross cp_rd_en, cp_wr_ack_signal;
rd_en_cross_overflow: cross cp_rd_en, cp_overflow_signal {
    illegal_bins illegal_overflow_on_rd = binsof(cp_rd_en) intersect{1} && binsof(cp_overflow_signal) intersect{1};
        rd_en_cross_full: cross cp_rd_en, cp_full_signal {
    illegal_bins illegal_full_on_rd = binsof(cp_rd_en) intersect{1} && binsof(cp_full_signal) intersect{1};
        rd_en_cross_empty: cross cp_rd_en, cp_empty_signal;
        rd_en_cross_almostfull: cross cp_rd_en, cp_almostfull_signal;
        rd_en_cross_almostempty: cross cp_rd_en, cp_almostempty_signal;
rd_en_cross_underflow: cross cp_rd_en, cp_underflow_signal {
    illegal_bins illegal_underflow_on_rd = binsof(cp_rd_en) intersect{0} && binsof(cp_underflow_signal) intersect{1};
    endgroup
function new();
    function void sample_data(FIFO_transaction F_txn);
   F_cvg_txn = F_txn;
   fifo_cg.sample();
```

Bugs:

First Bug:

In first always block not all regs are reseted

```
always @(posedge V_if.clk or negedge V_if.rst_n) begin
   if (!V_if.rst_n) begin
        wr_ptr <= 0;
        //reset is not complete
        V_if.wr_ack <=0;
        V_if.overflow <= 0;
   end
   else if (V_if.wr_en && count < FIFO_DEPTH) begin
        mem[wr_ptr] <= V_if.data_in;</pre>
```

Second Bug:

Underflow was not handled sequentially

```
assign V_if.full = (count == FIFO_DEPTH)? 1 : 0;
assign V_if.empty = (count == 0)? 1 : 0;
// assign V_if.underflow = (count == 0 && V_if.rd_en)? 1 : 0;
assign V_if.almostfull = (count == FIFO_DEPTH-1)? 1 : 0;
assign V_if.almostempty = (count == 1)? 1 : 0;
```

Third Bug:


Not handling the cases when rd_en and wr_en are 11 or 00

I used case to handle all cases


QuestaSim snippets:

```
# Element at index 1: 42017
# Simulation finished!
# Correct transactions: 32800
# Errors found: 0
# ** Note: $stop : FIFO_monitor.sv(
# Time: 65598 ns Iteration: 1 Ins
```

Functional coverage:



Assertion coverage:



Code coverage:

Statement:

```
_____
Statements - by instance (/FIFO_top/DUT)
             18 always @(posedge V_if.clk or negedge V_if.rst_n) begin
             20 wr_ptr <= 0;
            22 V_if.wr_ack <=0;
            23 V if.overflow <= 0;
            26 mem[wr_ptr] <= V_if.data_in;
            27 V_if.wr_ack <= 1;
             28 wr_ptr <= wr_ptr + 1;
             31 V_if.wr_ack <= 0;
            33 V_if.overflow <= 1;
35 V_if.overflow <= 0;
             39 always @(posedge V_if.clk or negedge V_if.rst_n) begin
             41 rd ptr <= 0;
             42 V_if.underflow <= 0;
             45 V_if.data_out <= mem[rd_ptr];
             46 rd_ptr <= rd_ptr + 1;
             51 V_if.underflow <= 1;
             53 V_if.underflow <= 0;
             57 always @(posedge V_if.clk or negedge V_if.rst_n) begin
             59 count <= 0;
             64 V_if.data_out <= V_if.data_out;
             68 count <= count - 1;
             72 count <= count + 1;
             76 count <= count - 1;
             78 count <= count + 1;
             80 count <= count;
             90 assign V_if.full = (count == FIFO_DEPTH)? 1 : 0;
             91 assign V_if.empty = (count == 0)? 1 : 0;
             93 assign V_if.almostfull = (count == FIFO_DEPTH-1)? 1 : 0;
             94 assign V_{in}.almostempty = (count == 1)? 1 : 0;
             98 always_comb begin
```

Branch:

```
Branches - by instance (/FIFO_top/DUT)
∃ FIFO.sv
             19 if (!V_if.rst_n) begin
            25 else if (V_if.wr_en && count < FIFO_DEPTH) begin
    ~
             30 else begin
            32 if (V_if.full & V_if.wr_en)
   -X<sub>F</sub>X<sub>8</sub>
             34 else
             40 if (!V_if.rst_n) begin
             44 else if (V_if.rd_en && count != 0) begin
             49 else begin
             50 if (V_if.empty & V_if.rd_en)
             52 else
             58 if (!V_if.rst_n) begin
             61 else begin
             62 case ({V_if.wr_en,V_if.rd_en})
                  62.1 case
             63 2'b00 : begin
             66 2'b01 : begin
             67 if(!V_if.empty)
             70 2'b10 : begin
             71 if(!V_if.full)
             74 2'bll : begin
             75 if(V_if.full)
             77 else if(V_if.empty)
             79 else
             90 assign V_if.full = (count == FIFO_DEPTH)? 1 : 0;
             91 assign V_{if.empty} = (count == 0)? 1 : 0;
             93 assign V_if.almostfull = (count == FIFO_DEPTH-1)? 1 : 0;
             94 assign V_if.almostempty = (count == 1)? 1 : 0;
             99 if(!V_if.rst_n)
```

Toggle:



Verification Plan:

A Label	B Description	Stimulus Generation	Functional Coverage	E Functionality Check	
FIFO_1	assert read and write enable to 1 after the reset then read	Directed	cover the wr_en with the rd_en in all cases	Concurrent assertion to check the empty flag & the underflow register & the almostempty flag	
FIFO_2	write 11 times in the FIFO to check the full flags & almost full & overflow	Directed	cover rd_en with all cases when fifo is empty or full ect.	Concurrent assertion to check the full flag & the overflow register & the almostfull flag & the wr_ack register	
FIFO_3	read 13 times in the FIFO to check the emty , almostempty and underflow flags	Directed	cover wr_en with all cases when fifo is empty or full ect.	Concurrent assertion to check the full flag & the overflow register & the wr_ack register	
FIFO_4	some directed assigns for the coverage	Directed		Concurrent assertion to check the empty flag & the underflow register & the almostempty flag	
FIFO_5	randomize for 2^15 times all the data baised on the req constraints	Randomized		Concurrent assertion to check all the flags & all the internal registers	