# Project 2 - SPI Slave with Single Port RAM

Team members:

# **Omar Ahmed Ragab**

# Modules:

# RAM module:

```
D:\Digital design diploma\Projects\Project2\RAM.v • - Sublime Text (UNREGISTERED)
File Edit Selection Find View Goto Tools Project Preferences Help
       SPI_Wrapper_tb.v × SPI_Wrapper.v × SPI.v × SPI_Netlist.v ×
                                                                     untitled
 ∢▶
        module RAM(clk,rst_n,rx_valid,din,dout,tx_valid);
        parameter MEM_DEPTH = 256;
        parameter ADDR SIZE = 8;
        input clk,rst_n,rx_valid;
        input [ADDR_SIZE+1:0]din;
        output reg [ADDR_SIZE-1:0]dout;
        output reg tx_valid;
        reg [ADDR_SIZE-1:0]mem[MEM_DEPTH-1:0];
        reg [ADDR_SIZE-1:0]temp_address;
        always @(posedge clk) begin
            if (~rst_n) begin
                 dout <= 0;
                 tx_valid <= 0;</pre>
                 temp_address <= 0;
                 case(din[9:8])
                      2'b00 : if (rx_valid) begin
                         temp_address <= din[ADDR_SIZE-1:0];</pre>
                          tx_valid <= 0;
                      2'b01 : if (rx_valid) begin
                         mem[temp_address] <= din[ADDR_SIZE-1:0];</pre>
                         tx_valid <= 0;</pre>
                     end
                      2'b10 : begin
                          if (rx valid) begin
                              temp_address <= din[ADDR_SIZE-1:0];</pre>
                         end
                     end
                      2'b11 : begin
                         dout <= mem[temp_address];</pre>
                          tx_valid <= 1;
                     default : tx_valid <= 0;</pre>
            end
        end
```

# SPI module:

```
D:\Digital design diploma\Projects\Project2\SPI.v - Sublime Text (UNREGISTERED)
File Edit Selection Find View Goto Tools Project Preferences Help

◆ SPI_Wrapper_tb.v × SPI_Wrapper.v × SPI_V × SPI_Netlist.v × untitled ◆
        module SPI(MOSI,SS_n,clk,rst_n,tx_data,tx_valid,MISO,rx_data,rx_valid
        parameter IDLE = 3'b000;
        parameter CHK_CMD = 3'b001;
        parameter WRITE = 3'b010;
        parameter READ_ADD = 3'b011;
        parameter READ_DATA = 3'b100;
         input MOSI,SS_n,clk,rst_n;
         input [7:0]tx_data;
        input tx_valid;
        output reg MISO;
        output reg [9:0]rx_data;
        output reg rx_valid;
        //(* fsm_encoding = "one_hot" *)
         reg [2:0]cs,ns;
         reg read;
         reg [3:0] bit_count;
         reg [3:0] bit_count2;
         reg count_switch;
         reg rx_temp;
         always @(posedge clk or negedge rst_n) begin
             if (~rst_n) begin
                 cs <= IDLE;
             end
                 cs <= ns;
             end
         always @(*) begin
            case(cs)
                  IDLE : begin
                     if (SS_n == 1) begin
                          ns = IDLE;
                     end
                         ns = CHK_CMD;
                     end
                  CHK_CMD : begin
                     if (SS n == 1) hegin
 Line 16, Column 3
```

```
D:\Digital design diploma\Projects\Project2\SPI.v - Sublime Text (UNREGISTERED)
File Edit Selection Find View Goto Tools Project Preferences Help
       SPI_Wrapper_tb.v X SPI_Wrapper.v X
                                          SPI.v ×
                                                    SPI_Netlist.v × untitled
                                                                               RAM.v
                      end
                  CHK_CMD : begin
                      if (SS_n == 1) begin
                          ns = IDLE;
                     else if(SS_n == 0 && MOSI == 0) begin
                          ns = WRITE;
                     end
                     else if (SS_n == 0 && MOSI == 1 && read == 1) begin
                          ns = READ_DATA;
                     end
                      else if (SS n == 0 && MOSI == 1 && read == 0) begin
                          ns = READ ADD;
                     end
                          ns = cs;
                     end
                  WRITE : begin
                      if(SS_n == 0 && bit_count < 4'd10) begin
                          ns = WRITE;
                     end
                          ns = IDLE;
                 end
                  READ_ADD : begin
                     if(SS_n == 0 && bit_count < 4'd10) begin
                              ns = READ_ADD;
                          end
                          ns = IDLE;
                 end
                  READ_DATA : begin
                      if(SS_n == 0 && bit_count2 < 4'd8) begin
                              ns = READ DATA;
                              ns = IDLE;
                          end
                 end
```

```
D:\Digital design diploma\Projects\Project2\SPI.v - Sublime Text (UNREGISTERED)
File Edit Selection Find View Goto Tools Project Preferences Help
        SPI_Wrapper_tb.v × SPI_Wrapper.v ×
                                             SPI.v X
                                                       SPI_Netlist.v
                                                                       untitled •
                                                                                    RAM.v
         end
         always @(posedge clk or negedge rst_n) begin
              if(~rst_n) begin
                  rx_valid <= 1'b0;</pre>
                  rx_data <= 10'b0;
                  bit_count <= 4'b0;
                  bit_count2 <= 4'b0;</pre>
                  count_switch <= 1'b0;</pre>
                  read <= 1'b0;
                  MISO <= 1'b0;
                  if(cs == IDLE) begin
                       rx_valid <= 1'b0;
                       rx_data <= 0;
                       bit count <= 0;
                       bit_count2 <= 0;
                       count_switch <= 0;</pre>
                  end
                  else if (cs == WRITE) begin
                       rx_data[9-bit_count] <= rx_temp;</pre>
                       bit_count <= bit_count + 1'b1;</pre>
                           if (bit_count == 4'd9) begin
                                rx_valid <= 1'b1;</pre>
                                rx_valid <= 1'b0;
                           end
                  else if(cs == READ_ADD) begin
                       read <= 1'b1;
                       rx data[9-bit count] <= rx temp;</pre>
                       bit_count <= bit_count + 1'b1;</pre>
                           if (bit_count == 4'd9) begin
                                rx_valid <= 1'b1;</pre>
                           end else begin
                                rx_valid <= 1'b0;
                           end
                  end
                  else if (cs == READ_DATA) begin
                       read <= 1'b0;
                       if (count_switch == 0 && bit_count < 4'd9) begin
                           rx_data[9-bit_count] <= rx_temp;</pre>
                           bit_count <= bit_count + 1'b1;
                       end
                       else if(bit_count == 4'd9) begin
                           rx_valid <= 1'b1;</pre>
                           count switch <=1'h1:
 Line 16, Column 3
```

```
🗲 D:\Digital design diploma\Projects\Project2\SPI.v - Sublime Text (UNREGISTERED)
File Edit Selection Find View Goto Tools Project Preferences Help
       SPI_Wrapper_tb.v × SPI_Wrapper.v × SPI.v ×
                                                       SPI_Netlist.v × untitled RAM.v Constraints
                                rx_valid <= 1'b0;</pre>
                  else if (cs == READ_DATA) begin
                       read <= 1'b0;
                       if (count_switch == 0 && bit_count < 4'd9) begin
                           rx_data[9-bit_count] <= rx_temp;</pre>
                           bit_count <= bit_count + 1'b1;</pre>
                       else if(bit_count == 4'd9) begin
                           rx_valid <= 1'b1;</pre>
                           count_switch <=1'b1;</pre>
                       if (bit_count2 < 4'd8 && count_switch == 1 && tx_valid == 1) begin
                           bit_count <= 4'b0;</pre>
                           rx valid <= 1'b0;
                           MISO <= tx_data[7-bit_count2];
                           bit_count2 <= bit_count2 + 1'b1;</pre>
                       else begin
                           MISO <= 1'b0;
         always @(posedge clk) begin
                  rx_temp <= MOSI;</pre>
```

# Wrapper module:

```
D:\Digital design diploma\Projects\Project2\SPI_Wrapper.v - Sublime Text (UNREGISTERED)
File Edit Selection Find View Goto Tools Project Preferences Help
 ∢▶
                                          SPI.v × SPI_Netlist.v × untitled
                                                                               RAN
       SPI_Wrapper_tb.v ×
                         SPI_Wrapper.v X
       module SPI_Wrapper(MOSI,SS_n,clk,rst_n,MISO);
       input MOSI,SS_n,clk,rst_n;
       output MISO;
       wire [9:0]rx_data;
       wire tx_valid,rx_valid;
       wire [7:0]dout;
       RAM ram_inst (.clk(clk),.rst_n(rst_n),
                .rx_valid(rx_valid),.din(rx_data),
                .dout(dout),.tx_valid(tx_valid)
       SPI spi_inst (.MOSI(MOSI),.SS_n(SS_n),.clk(clk),.rst_n(rst_n),
                .tx_data(dout),.tx_valid(tx_valid),.MISO(MISO),
                .rx_data(rx_data),.rx_valid(rx_valid)
            );
```

# Testbench:

```
🗾 D:\Digital design diploma\Projects\Project2\SPI_Wrapper_tb.v - Sublime Text (UNREGISTERED)
File Edit Selection Find View Goto Tools Project Preferences Help
                          SPI_Wrapper.v × SPI.v × SPI_Netlist.v × untitled
 ∢▶
       SPI_Wrapper_tb.v X
                                                                                 RAM.v
        module SPI_Wr_tb();
        reg MOSI;
        reg SS_n;
        reg clk;
        reg rst_n;
        wire MISO;
        SPI_Wrapper DUT (.MOSI(MOSI),.SS_n(SS_n),
                         .clk(clk),.rst_n(rst_n),.MISO(MISO)
                         );
        initial begin
            clk = 0;
forever #5 clk = ~clk;
        initial begin
            MOSI = 0;
            SS_n = 1;
            rst_n = 0;
            @(negedge clk);
            rst_n = 1;
            @(negedge clk);
            SS_n = 0;
            MOSI = 0;
            @(negedge clk);
            send_byte(10'h0FC);
            @(negedge clk);
            @(negedge clk);
            @(negedge clk);
            SS_n = 1;
            @(negedge clk);
            SS_n = 0;
            MOSI = 0;
            @(negedge clk);
            send_byte(10'h1B1);
            @(negedge clk);
            @(negedge clk);
            @(negedge clk);
            SS_n = 1;
            @(negedge clk);
            @(negedge clk);
            @(negedge clk);
            SS_n = 0;
            MOSI = 1;
            @(negedge clk);
            send byte(10'h2FC):
```

```
🗾 D:\Digital design diploma\Projects\Project2\SPI_Wrapper_tb.v - Sublime Text (UNREGISTERED)
File Edit Selection Find View Goto Tools Project Preferences Help
       SPI_Wrapper_tb.v X
                           SPI_Wrapper.v X
                                             SPI.v ×
                                                       SPI_Netlist.v X
                                                                       untitled
 \blacktriangleleft
            SS_n = 1;
            @(negedge clk);
            @(negedge clk);
            @(negedge clk);
            SS_n = 0;
            MOSI = 1;
            @(negedge clk);
             send_byte(10'h2FC);
            @(negedge clk);
            @(negedge clk);
            @(negedge clk);
            SS_n = 1;
            @(negedge clk);
            SS n = 0;
            MOSI = 1;
            @(negedge clk);
             send_byte(10'h3BC);
            repeat(14) begin
                 @(negedge clk);
            end
            SS_n = 1;
             $stop;
        task send_bit(input reg data);
                 begin
                      MOSI = data;
                      @(negedge clk);
        task send_byte(input [9:0] data);
                      for (i = 9; i >= 0; i = i - 1) begin
                          send bit(data[i]);
                      end
                 end
            endtask
```


I won't lie I used chat GPT to make a TB for the SPI module alone and know how to make task.

But the overall module (SPI wrapper that connects SPI with RAM) I made myself but took the tasks.


Absolutely all the design I made my self (it took more than 3 days) and it wasn't much helpful as its not trained a lot on the HDLs.

# Waveform:

# First state:




#### Second state:




#### third state:



#### fourth state:





# The do file:

The normal one:

```
File Edit View

vlib work
vlog SPI_Wrapper.v SPI_Wrapper_tb.v
vsim -voptargs=+acc work.SPI_Wr_tb
add wave *
run -all
#quit -sim
```

With more waves for details:

Its name SPI\_more.do:

```
SPI.do
                          SPI more.do SPI m X
      do
File
      Edit
            View
vlib work
vlog SPI Wrapper.v SPI Wrapper tb.v
vsim -voptargs=+acc work.SPI Wr tb
add wave *
add wave -r /SPI Wr tb/DUT/ram inst/dout
add wave -r /SPI Wr tb/DUT/ram inst/din
add wave -r /SPI Wr tb/DUT/ram inst/mem
add wave -r /SPI Wr tb/DUT/spi inst/tx valid
add wave -r /SPI Wr tb/DUT/spi inst/tx data
add wave -r /SPI Wr tb/DUT/spi inst/rx data
add wave -r /SPI_Wr_tb/DUT/spi_inst/rx_valid
add wave -r /SPI Wr tb/DUT/spi inst/cs
add wave -r /SPI Wr tb/DUT/spi inst/ns
add wave -r /SPI Wr tb/DUT/spi inst/bit count
add wave -r /SPI_Wr_tb/DUT/spi inst/bit count2
run -all
#quit -sim
```

# Constrain file:


```
■ D:\Digital design diploma\Projects\Project2\Constraints_basys3_SPI.xdc - Sublime Text (UNREGISTERED)

File Edit Selection Find View Goto Tools Project Preferences Help
 ◆ ► SPLWrapper_tb.v × SPLWrapper.v × SPLv × SPLNetlist.v × untitled • RAM.v • Constraints_basys3_SPLxd
          ## - rename the used ports (in each line, after get_ports) according to the top level signal na
          ## to choose the clk pin
          ## set the clock
          create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]
          ## Switches
          set_property -dict { PACKAGE_PIN V17
set_property -dict { PACKAGE_PIN V16
set_property -dict { PACKAGE_PIN V16
set_property -dict { PACKAGE_PIN W16
IOSTANDARD LVCMOS33 } [get_ports {SS_n}]
set_property -dict { PACKAGE_PIN W16
IOSTANDARD LVCMOS33 } [get_ports {MOSI}]
          # set_property -dict { PACKAGE_PIN V15
          # set_property -dict { PACKAGE_PIN W14
# set_property -dict { PACKAGE_PIN W13
# set_property -dict { PACKAGE_PIN V2
                                                           IOSTANDARD LVCMOS33 } [get_ports {B[1]}]
IOSTANDARD LVCMOS33 } [get_ports {B[2]}]
                                                           IOSTANDARD LVCMOS33 } [get_ports {B[3]}]
IOSTANDARD LVCMOS33 } [get_ports {sw[10]}]
          # set_property -dict { PACKAGE_PIN T3
# set_property -dict { PACKAGE_PIN T2
                                                           IOSTANDARD LVCMOS33 } [get_ports {sw[12]}]
IOSTANDARD LVCMOS33 } [get_ports {sw[13]}]
IOSTANDARD LVCMOS33 } [get_ports {sw[14]}]
          # set_property -dict { PACKAGE_PIN T1
# set_property -dict { PACKAGE_PIN R2
          ## LEDs
          # set_property -dict { PACKAGE_PIN E19
# set_property -dict { PACKAGE_PIN U19
                                                          IOSTANDARD LVCMOS33 } [get_ports {out[1]}]
IOSTANDARD LVCMOS33 } [get_ports {out[2]}]
IOSTANDARD LVCMOS33 } [get_ports {out[3]}]
           #set_property -dict { PACKAGE_PIN D19
                                                                IOSTANDARD LVCMOS33 } [get_ports {QspiDB[1]}]
           #set_property -dict { PACKAGE_PIN G18
                                                                                             [get_ports {QspiDB[2]}]
           #set_property -dict { PACKAGE_PIN F18
                                                                                             [get_ports {QspiDB[3]}]
           #set_property -dict { PACKAGE_PIN K19
           set property CONFIG VOLTAGE 3.3 [current design]
           set_property CFGBVS VCCO [current_design]
           ## SPI configuration mode options for QSPI boot, can be used for all designs
           set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
           set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
           set_property CONFIG_MODE SPIx4 [current_design]
```

# Vivado:


# Sequential:

# Elaboration design:



# Synthesis:

# Schematic:



#### Report:

```
INFO: [Synth 8-6157] synthesizing module 'SPI' [D:/Digital design diploma/Projects/Project2/SPI.v:1]

Parameter IDLE bound to: 3'b000

Parameter CHK_CMD bound to: 3'b001

Parameter WRITE bound to: 3'b010

Parameter READ_ADD bound to: 3'b010


Parameter READ_DATA bound to: 3'b100

INFO: [Synth 8-155] case statement is not full and has no default [D:/Digital design diploma/Projects/Project2/SPI.v:38

INFO: [Synth 8-6155] done synthesizing module 'SPI' (2#1) [D:/Digital design diploma/Projects/Project2/SPI.v:1]

INFO: [Synth 8-6155] done synthesizing module 'SPI_Wrapper' (3#1) [D:/Digital design diploma/Projects/Project2/SPI_Wrapper' (3#1) [D:/Digital design diploma/Projects/Project2/SPI_Wrapper'
```


#### Timing report:



# Messages:




# Critical path:




# Gray encoding:

# Elaboration design:




# Synthesis:

# Schematic:




# Timing report:



### Report:




#### Critical path:




# One Hot encoding:

# Elaboration design:



# Synthesis:

# Schematic:



# Timing report:



# Report:


```
olber twocker
6 INFO: [Synth 8-226] default block is never used [D:/Digital design diploma/Projects/Project2/RAM.v:21]
  INFO: [Synth 8-6155] done synthesizing module 'RAM' (1#1) [D:/Digital design diploma/Projects/Project2/RAM.v:1]
8 INFO: [Synth 8-6157] synthesizing module 'SPI' [D:/Digital design diploma/Projects/Project2/SPI.v:1]
     Parameter IDLE bound to: 3'b000
      Parameter CHK_CMD bound to: 3'b001
     Parameter WRITE bound to: 3'b010
     Parameter READ_ADD bound to: 3'b011
      Parameter READ_DATA bound to: 3'b100
4 INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "one_hot" *) [D:/Digital design diploma/Projects/Project2/SPI
5 INFO: [Synth 8-155] case statement is not full and has no default [D:/Digital design diploma/Projects/Project2/SPI.v:38
  Tcl Console
               Messages x Log Reports Design Runs
                                                           Timing
                                                                    Debug
  Q = + T = m
                                   Show All

✓ 

Synthesis (2 warnings)


        [Synth 8-327] inferring latch for variable 'FSM_onehot_ns_reg' [SPI.v.41]
        (i) [Constraints 18-5210] No constraint will be written out.
```

#### Critical path:




After implementation I compared between the 3 encoding types:


# For gray encoding:



#### For seq encoding:




#### For one\_hot encoding:




The sequential showed best setup time slack so, I completed the implementation using sequential.

# Implementation:


#### Device:



# Timing report:




# Utilization report:



# Messages:



#### Bitstream:



#### Netlist:

```
DADgital design diplomal/Projects/Project2SPLNetlistv - Sublime Text (UNREGISTRED)

File Edit Selection Find View Goto Tools Project Preferences Help

I SPLWnapper.tbv × SPLWnapper.v × S
```