

# SINGLE CYCLE RV-32I


*Produced by: Raghad Waleed Mohamed*

## Main Modules:

### 1. ALU

ALU.v


```
1  module ALU(  
2    input [31:0] SrcA,SrcB,  
3    output reg SF,ZF,  
4    output reg [31:0]ALUResult,  
5    input [2:0]ALUControl  
6  );  
7  
8  always@(*)  
9  begin  
10     case (ALUControl)  
11       3'b000: ALUResult=SrcA+SrcB;  
12       3'b001: ALUResult=SrcA<<SrcB; //shift left  
13       3'b010: ALUResult=SrcA-SrcB;  
14       3'b100: ALUResult=SrcA^SrcB;  
15       3'b101: ALUResult=SrcA>>SrcB; //shift right  
16       3'b110: ALUResult=SrcA|SrcB;  
17       3'b111: ALUResult=SrcA&SrcB;  
18       default: begin ALUResult=0; SF=0; ZF=1; end  
19     endcase  
20     SF = ALUResult[31];  
21     if (ALUResult==0) ZF=1;  
22     else ZF=0;  
23  
24   end  
25  
26 endmodule
```




### 2. Program Counter

PC.v

```
1  module PC(  
2    input [31:0] ImmExt,  
3    input PCSrc,  
4    input clk,rst,load,  
5    output reg [31:0] PC  
6  );  
7  
8  wire [31:0] PCNext;  
9  assign PCNext = PCSrc ? (PC + ImmExt) : (PC + 32'd4);  
10  
11  always @(posedge clk or negedge rst) begin  
12    if(!rst)  
13      PC<=32'b0;  
14    else if(load)  
15      PC<=PCNext;  
16    else  
17      PC<=PC;  
18  end  
19 end  
20 endmodule
```




### 3. Instruction Memory



```

1  module Imem#(parameter width =32 , depth=64)
2  (
3      input [width-1:0] A,
4      output reg [width-1:0] RD
5  );
6  reg [width-1:0] mem [0:depth-1]; //64 registers,each 32 bit wide
7
8  initial begin
9      $readmemh("program.txt", mem);
10 end
11
12 always @(*) begin
13     RD = mem[A[7:2]];    //RD = mem[A[31:2]];
14 end
15 endmodule
16
  
```




### 4. Register File

```

1  module Register_File( //32 registers,Each register is 32 bits wide
2      input clk,rst,
3      input [4:0] A1,A2,A3,
4      input [31:0]WD3,
5      input WE3,
6      output reg [31:0]RD1,RD2
7  );
8  reg [31:0] registers[0:31];
9
10 always @(*) begin // Asynchronous read ports
11     RD1 =registers[A1];
12     RD2 =registers[A2];
13 end
14
15 integer i;
16 always @(posedge clk or negedge rst) begin // Synchronous write with asynchronous reset
17     if (!rst) begin
18         for (i = 0; i < 32; i = i + 1)
19             registers[i] <= 32'b0;
20     end
21     else if (WE3) begin // Write on rising clock edge
22         registers[A3] <= WD3;
23     end
24 end
25 endmodule
  
```

## 5. Data Memory

```
≡ Data_mem.v
1  module Data_mem(
2      input clk,
3      input WE,
4      input [31:0]A,WD,
5      output reg [31:0]RD
6  );
7      reg [31:0] Dmem [0:63];    // Depth=64, Width=32
8
9      always @(*) begin
10         RD=Dmem[A[7:2]]; //read
11     end
12
13     always @(posedge clk) begin
14         if (WE)
15             Dmem[A[7:2]] <= WD;
16     end
17 endmodule
```



## 6. Control Unit

```
≡ CU.v
1  module CU(
2      input [6:0]op,
3      input [2:0]funct3,
4      input funct7,ZF,SF,
5      output reg RegWrite,ALUSrc,MemWrite,ResultSrc,PCsrc,
6      output reg [1:0]ImmSrc,
7      output reg [2:0]ALUControl
8  );
9
10     reg Branch;
11     reg [1:0] ALUOp;
12
```

## 6.1 Main Decoder


```
13 always @(*) begin
14     case (op)
15
16         7'b0000011: begin //loadWord
17             RegWrite = 1'b1;
18             ImmSrc = 2'b00;
19             ALUSrc = 1'b1;
20             MemWrite = 1'b0;
21             ResultSrc = 1'b1;
22             Branch = 1'b0;
23             ALUOp = 2'b00;
24         end
25
26         7'b0100011: begin //storeWord
27             RegWrite = 1'b0;
28             ImmSrc = 2'b01;
29             ALUSrc = 1'b1;
30             MemWrite = 1'b1;
31             Branch = 1'b0;
32             ALUOp = 2'b00;
33         end
34
35         7'b0110011: begin //R-Type
36             RegWrite = 1'b1;
37             ALUSrc = 1'b0;
38             MemWrite = 1'b0;
39             ResultSrc = 1'b0;
40             Branch = 1'b0;
41             ALUOp = 2'b10;
42         end
43
44         7'b0010011: begin //I-Type
45             RegWrite = 1'b1;
46             ImmSrc = 2'b00;
47             ALUSrc = 1'b1;
48             MemWrite = 1'b0;
49             ResultSrc = 1'b0;
50             Branch = 1'b0;
51             ALUOp = 2'b10;
52         end
53
54         7'b1100011: begin //branch-instructions
55             RegWrite = 1'b0;
56             ImmSrc = 2'b10;
57             ALUSrc = 1'b0;
58             MemWrite = 1'b0;
59             Branch = 1'b1;
60             ALUOp = 2'b01;
61         end
62
63         default: begin //default values
64             RegWrite = 1'b0; ImmSrc = 2'b00; ALUSrc = 1'b0; MemWrite = 1'b0;
65             ResultSrc = 1'b0; Branch = 1'b0; ALUOp = 2'b00;
66         end
67     endcase
68 end
69 end
70
```

## 6.2 ALU Decoder

```

71 //ALU decoder
72 always @(*) begin
73     case(ALUOp)
74
75         2'b00: ALUControl=3'b000; //add --> lw,sw
76
77         2'b01: ALUControl=3'b010; // sub --> branches
78
79         2'b10:begin
80             case (funct3)
81                 3'b000: ALUControl = (funct7 == 1 && op[5]==1) ? 3'b010:3'b000 ; // add or sub
82                 3'b001: ALUControl = 3'b001; // shift left
83                 3'b100: ALUControl = 3'b100; // xor
84                 3'b101: ALUControl = 3'b101; // shift right
85                 3'b110: ALUControl = 3'b110; // or
86                 3'b111: ALUControl = 3'b111; // and
87
88                 default: ALUControl = 3'b000;
89             endcase
90         end
91     endcase
92 end
93
94
95 always @(*) begin
96     case (funct3)
97         3'b000: PCsrc = Branch & ZF; // BEQ
98         3'b001: PCsrc = Branch & ~ZF; // BNE
99         3'b100: PCsrc = Branch & SF; // BLT
100         default: PCsrc = 0;
101     endcase
102 end
103
104 endmodule

```



## Small Modules:

### 1. Sign extend



```
Sign_Extend.v
1  module Sign_Extend(
2      input [1:0]ImmSrc,
3      input [24:0] Instr,
4      output reg [31:0] ImmExt
5  );
6  always @(*) begin
7      case (ImmSrc)
8          2'b00: ImmExt = {{20{Instr[24]}}, Instr[24:13]}; // I-type
9          2'b01: ImmExt = {{20{Instr[24]}}, Instr[24:18], Instr[4:0]}; // S-type
10         2'b10: ImmExt = {{20{Instr[24]}}, Instr[0], Instr[24:18], Instr[4:1], 1'b0}; // B-type
11
12         default: ImmExt = 32'b0;
13     endcase
14 end
15 endmodule
```

## Top Module:

```
RV.v
1  module RV(input clk,arst);
2  wire [31:0] SrcA,SrcB,ALUResult,ImmExt,PC,Instr,Result,WriteData,ReadData;
3  wire ZF,SF,PCSrc,RegWrite,MemWrite,ALUSrc,ResultSrc,load;
4  wire[2:0] ALUControl;
5  wire[1:0] ImmSrc;
6
7
8  ALU top_ALU(.SrcA(SrcA),.SrcB(SrcB),.SF(SF),.ZF(ZF),
9  .ALUResult(ALUResult),.ALUControl(ALUControl));
10
11  PC top_PC(.ImmExt(ImmExt),.PCSrc(PCSrc),
12  .clk(clk),.rst(arst),.load(1'b1),.PC(PC));
13
14  Imem top_Imem(.A(PC),.RD(Instr));
15
16  Register_File top_Register_File(
17  .clk(clk),
18  .rst(arst),
19  .A1(Instr[19:15]),
20  .A2(Instr[24:20]),
21  .A3(Instr[11:7]),
22  .WD3(Result),
23  .WE3(RegWrite),
24  .RD1(SrcA),
25  .RD2(WriteData));
26
27  Data_mem top_Data_mem(.clk(clk),.WE(MemWrite),.A(ALUResult),
28  .WD(WriteData),.RD(ReadData));
29
30  CU top_CU(
31  .op(Instr[6:0]),
32  .funct3(Instr[14:12]),
33  .funct7(Instr[30]),
34  .ZF(ZF),.SF(SF),
35  .RegWrite(RegWrite),
36  .ALUSrc(ALUSrc),
37  .MemWrite(MemWrite),
38  .ResultSrc(ResultSrc),
39  .PCsrc(PCSrc),
40  .ImmSrc(ImmSrc),
41  .ALUControl(ALUControl));
42
43  Sign_Extend top_Sign_Extend(.ImmSrc(ImmSrc),
44  .Instr(Instr[31:7]),.ImmExt(ImmExt));
45
46  //mux
47  assign Result= ResultSrc? ReadData : ALUResult;
48  assign SrcB= ALUSrc? ImmExt : WriteData;
49
50  endmodule
```



## Simulation:



```
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of CU.v was successful.
# Compile of Data_mem.v was successful.
# Compile of Imem.v was successful.
# Compile of PC.v was successful.
# Compile of Register_File.v was successful.
# Compile of RV.v was successful.
# Compile of Sign_Extend.v was successful.
# 9 compiles, 0 failed with no errors.
```