


Main Modules:


1.ALU

```
≡ ALU.v
      module ALU(
      input [31:0] SrcA, SrcB,
     output reg SF,ZF,
     output reg [31:0]ALUResult,
     input [2:0]ALUControl
     always@(*)
      begin
         case (ALUControl)
          3'b000: ALUResult=SrcA+SrcB;
         3'b001: ALUResult=SrcA<<SrcB; //shift left
         3'b010: ALUResult=SrcA-SrcB;
         3'b100: ALUResult=SrcA^SrcB;
         3'b101: ALUResult=SrcA>>SrcB; //shift right
         3'b110: ALUResult=SrcA SrcB;
         3'b111: ALUResult=SrcA&SrcB;
         default: begin ALUResult=0; SF=0; ZF=1; end
         SF = ALUResult[31];
         if (ALUResult==0) ZF=1;
         else ZF=0;
      end
      endmodule
```




2. Program Counter

```
Ξ PC.ν
     module PC(
          input [31:0] ImmExt,
          input PCSrc,
          input clk, rst, load,
          output reg [31:0] PC
      );
     wire [31:0] PCNext;
      assign PCNext = PCSrc ? (PC + ImmExt) : (PC + 32'd4);
      always @(posedge clk or negedge rst) begin
          if(!rst)
              PC<=32'b0;
          else if(load)
              PC<=PCNext;
              PC<=PC;
      end
20
      endmodule
```



3. Instruction Memory

```
Immem.v
    module Imem#(parameter width =32 , depth=64)
    (
        input [width-1:0] A,
        output reg [width-1:0] RD
    );
    reg [width-1:0] mem [0:depth-1]; //64 registers,each 32 bit wide
    initial begin
        initial begin
        | $readmemh("program.txt", mem);
    end
    always @(*) begin
        | RD = mem[A[7:2]]; //RD = mem[A[31:2]];
    end
    end
endmodule
```



4. Register File

```
CLK

A1 WE3 RD1

A2 RD2

A3 Register


WD3 Register
File
```

```
■ Register_File.v

     module Register File( //32 registers, Each register is 32 bits wide
          input clk,rst,
          input [4:0] A1,A2,A3,
          input [31:0]WD3,
          input WE3,
         output reg [31:0]RD1,RD2
     reg [31:0] registers[0:31];
     always @(*) begin // Asynchronous read ports
          RD1 =registers[A1];
          RD2 =registers[A2];
     end
14
     always @(posedge clk or negedge rst) begin // Synchronous write with asynchronous reset
          if (!rst) begin
              for (i = 0; i < 32; i = i + 1)
                  registers[i] <= 32'b0;</pre>
          else if (WE3) begin // Write on rising clock edge
              registers[A3] <= WD3;
      end
     endmodule
```

5. Data Memory

```
■ Data mem.v
      module Data_mem(
          input clk,
          input WE,
          input [31:0]A,WD,
          output reg [31:0]RD
      );
      reg [31:0] Dmem [0:63]; // Depth=64, Width=32
     always @(*) begin
          RD=Dmem[A[7:2]]; //read
11
      end
12
13
      always @(posedge clk) begin
           if (WE)
              Dmem[A[7:2]] <= WD;</pre>
      end
      endmodule
17
```



6. Control Unit

```
module CU(
input [6:0]op,
input [2:0]funct3,
input funct7,ZF,SF,
output reg RegWrite,ALUSrc,MemWrite,ResultSrc,PCsrc,
output reg [1:0]ImmSrc,
output reg [2:0]ALUControl
);


reg Branch;
reg [1:0] ALUOp;
```

6.1 Main Decoder

```
always @(*) begin
    case (op)
    7'b0000011: begin //loadWord
    RegWrite = 1'b1;
    ImmSrc = 2'b00;
    ALUSrc = 1'b1;
    MemWrite = 1'b0;
    ResultSrc = 1'b1;
    Branch = 1'b0;
    ALUOp = 2'b00;
    end
    7'b0100011: begin //storeWord
    RegWrite = 1'b0;
    ImmSrc = 2'b01;
    ALUSrc = 1'b1;
   MemWrite = 1'b1;
    Branch = 1'b0;
    ALUOp = 2'b00;
    end
    7'b0110011: begin //R-Type
    RegWrite = 1'b1;
    ALUSrc = 1'b0;
    MemWrite = 1'b0;
    ResultSrc = 1'b0;
    Branch = 1'b0;
    ALUOp = 2'b10;
    end
    7'b0010011: begin //I-Type
    RegWrite = 1'b1;
    ImmSrc = 2'b00;
    ALUSrc = 1'b1;
    MemWrite = 1'b0;
    ResultSrc = 1'b0;
    Branch = 1'b0;
    ALUOp = 2'b10;
    end
    7'b1100011: begin //branch-instructions
    RegWrite = 1'b0;
    ImmSrc = 2'b10;
    ALUSrc = 1'b0;
    MemWrite = 1'b0;
    Branch = 1'b1;
    ALUOp = 2'b01;
    end
    default: begin //default values
    RegWrite = 1'b0; ImmSrc = 2'b00; ALUSrc = 1'b0; MemWrite = 1'b0;
    ResultSrc = 1'b0; Branch = 1'b0; ALUOp = 2'b00;
    end
```

6.2 ALU Decoder

```
//ALU decoder
      always @(*) begin
         case(ALUOp)
          2'b00: ALUControl=3'b000; //add --> lw,sw
          2'b01: ALUControl=3'b010; // sub --> branches
          2'b10:begin
             case (funct3)
                  3'b000: ALUControl = (funct7 == 1 && op[5]==1) ? 3'b010:3'b000 ; // add or sub
                 3'b001: ALUControl = 3'b001; // shift left
                 3'b100: ALUControl = 3'b100; // xor
                 3'b101: ALUControl = 3'b101; // shift right
                 3'b110: ALUControl = 3'b110; // or
                 3'b111: ALUControl = 3'b111; // and
                  default: ALUControl = 3'b000;
     always @(*) begin
         case (funct3)
             3'b000: PCsrc = Branch & ZF;
             3'b001: PCsrc = Branch & ~ZF;
             3'b100: PCsrc = Branch & SF;
             default: PCsrc = 0;
102
103
     endmodule
```




Small Modules:


1. Sign extend

Top Module:

```
module RV(input clk,arst);
      wire [31:0] SrcA,SrcB,ALUResult,ImmExt,PC,Instr,Result,WriteData,ReadData;
      wire ZF,SF,PCSrc,RegWrite,MemWrite,ALUSrc,ResultSrc,load;
      wire[2:0] ALUControl;
      wire[1:0]ImmSrc;
      ALU top ALU(.SrcA(SrcA),.SrcB(SrcB),.SF(SF),.ZF(ZF),
      .ALUResult(ALUResult),.ALUControl(ALUControl));
      PC top_PC(.ImmExt(ImmExt),.PCSrc(PCSrc),
      .clk(clk),.rst(arst),.load(1'b1),.PC(PC));
      Imem top_Imem(.A(PC),.RD(Instr));
          .clk(clk),
          .rst(arst),
          .A1(Instr[19:15]),
          .A2(Instr[24:20]),
          .A3(Instr[11:7]),
          .WD3(Result),
          .WE3(RegWrite),
          .RD1(SrcA),
          .RD2(WriteData));
      Data_mem top_Data_mem(.clk(clk),.WE(MemWrite),.A(ALUResult),
      .WD(WriteData),.RD(ReadData));
          .op(Instr[6:0]),
          .funct3(Instr[14:12]),
         .funct7(Instr[30]),
          .ZF(ZF),.SF(SF),
          .RegWrite(RegWrite),
          .ALUSrc(ALUSrc),
          .MemWrite(MemWrite),
          .ResultSrc(ResultSrc),
          .PCsrc(PCSrc),
          .ImmSrc(ImmSrc),
          .ALUControl(ALUControl));
     Sign_Extend top_Sign_Extend(.ImmSrc(ImmSrc),
     .Instr(Instr[31:7]),.ImmExt(ImmExt));
44
     //mux
     assign Result= ResultSrc? ReadData : ALUResult;
     assign SrcB= ALUSrc? ImmExt : WriteData;
     endmodule
```

Simulation:





```
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of CU.v was successful.
# Compile of Data_mem.v was successful.
# Compile of Imem.v was successful.
# Compile of PC.v was successful.
# Compile of Register_File.v was successful.
# Compile of RV.v was successful.
# Compile of Sign_Extend.v was successful.
# Ompile of Sign_Extend.v was successful.
# 9 compiles, 0 failed with no errors.
```