Raghav Aggarwal CSE 230

CSE/EEE230 Assignment 7 Due April 711:59PM

1. What is the CPI for a single cycle process model? Single cycle process = 1 instruction per cycle CPI = cycles per instructions

$$CPI = \frac{\textit{CPU}_{time}}{\textit{INSTRUCTION EXECUTED*CLOCK CYCLE TIME}}$$

CPI = 1

Use the following for problems 2 through 6:

- memory read/writes take 200 ps
- ALU/adder operations take 100 ps
- (each) register read/writes take 75 ps.

R-format: instruction fetch + register read + ALU execution + register write = 200ps + 75ps + 100ps + 75ps = 450ps

Lw: instruction fetch + register read + ALU execution + Read memory + register write = 200ps + 75ps + 100ps + 200ps + 75ps = 650ps

Sw: instruction fetch + register read + ALU execution + write memory = 200ps + 75ps + 100ps + 200ps = 575ps

Beq: instruction fetch + register read + ALU execution = 200ps + 75ps +100ps = 375ps

2. Assume a processor <u>only</u> fetches instructions (in other words, there is no execution of the instructions). Assuming no additional delays, how long is the clock cycle for a single cycle implementation and a fixed length clock?

Clock Cycle Time: For fixed length clock = **200ps** Single cycle implementation. = 200ps

3. Assume a processor is <u>only</u> able to support register addressing mode instructions. Assuming no additional delays, how long is the clock cycle for a single cycle implementation and a fixed length clock?

instruction fetch + register read + ALU execution + register write = 200ps + 75ps +100ps + 75ps = 450ps

4. Assume a processor is only able to support pc-relative addressing mode instructions. Assuming no additional delays, how long is the clock cycle for a single cycle implementation and a fixed length clock?

instruction fetch + register read + ALU execution = 200ps + 75ps +100ps = 375ps

5. Assume a processor is only able to support pseudo-direct addressing mode instructions. Assuming no additional delays, how long is the clock cycle for a single cycle implementation and a fixed length clock?

instruction fetch + register read + ALU execution + write memory = 200ps + 75ps +100ps + 200ps = 575ps

6. Assume a processor supports all instructions and addressing modes. A program consists of 25% store words, 15% load words, 10% branches, 5% jumps and 45% alu operations. Assuming no additional delays, how long is the clock cycle for a single cycle implementation and a fixed length clock?

$$(0.25*200)+(0.15*75)+(0.1*200)+(0.05*100)+(0.45*100)=$$
155ps

7. The control line values are given in Figure 5.18 in your text. For each of the instructions listed (r-type, lw, sw, beq), describe the effect that a single stuck-at-0 fault (the value is always 0) occurs for each of the 9 control lines. For example, RegDst is stuck at 1, but the other control lines have the correct value. Which instruction will work correctly and which will not work correctly and why?

01	
stuck at 0 R. format 10 500 Beg.	
3 6 6 1-18 x 1-(1-10 10-10-10-10-10-10-10-10-10-10-10-10-10-1	
Reg Det (0) restine [11-15] register Aways work needed to be [20-16]	
selected.	
Branch (D) [WORKS] WORK [WORK]	
NO boanching is required due to ANDGATE.	
Memb Reg (0) WORKS WONT WORK WORK WORK	
Not regard need to write . don't nead Mento Reg.	
in memory to register	
Tre 871	
Reg Write (0) WONTWORK WORK WORK WORK	
weed to write data don't need to write data	_
from menory to register from menory to register.	
1 3 4 2 3 2 3	
ALU STC . WORK WORK WONT WORK WORK	
Hways need to select immidsele valle Always work as input	
Mem Read WORK WONT WORK WORK COORK	
Always work require alota Aways work Always work	K
Mem write work work WONT WORK	
Don't need to seed write to any love head to southe don't need in mamory. mamory.	

Stuck at 0 ALU op 0	RFORMAT LOOPER LOOPER TO	beg.
ALU Op 1	ALU should add the input near	d Subtraction
ALCO OP	WONT WORK WORK WORK WILL WORK WILL WORK	work 1+ so

8. Describe what would have to change in the single-cycle processor to implement the jr instruction.

By adding another control line in the single-cycle processor we can implement the jr instruction.

9. Describe what would have to change in the control for single-cycle processor to implement the addi instruction. Give the values of all 9 control lines for this change.

To implement addi there should be no modifications to path.

Rey DS+	Brancu	Membre	Reg write	ALU SEC	Mem Read
d	0	0	1	I 1	0
	18 - P	n - b	- x1') -	25-5	
Mem Write	OPC	de AL	U 0p.		
0	loa	,	(+)		