

Flip-flop stores 1 bit data.

27/7/18

Date: _____
Page: _____

(Ch-10)

COMPUTER ARITHMETIC

We consider addition, subtraction, multiplication, division for following types of data:

- Fixed point binary data in signed magnitude representation.
- Fixed point binary data in signed ~~no~~ 2's complement representation.
- Floating point binary data. (mantissa stored in signed)

- Addition & Subtraction with signed magnitude data.
(sign of number is separately kept in flip-flop.)

Operations :-

$(+A) + (+B)$	$(+A) - (+B)$	8 different
$(+A) + (-B)$	$(+A) - (-B)$	operations for
$(-A) + (+B)$	$(-A) - (+B)$	add. & sub.
$(-A) + (-B)$	$(-A) - (-B)$	

Operations.	Add Mag.	Sub. mag. when		
		$A > B$	$A < B$	$A = B$.
$(+A) + (+B)$	$+ (A+B)$			present -ve zero.
$(+A) + (-B)$		$+ (A-B)$	$- (B-A)$	$+ (A-B)$
$(-A) + (+B)$		$- (A-B)$	$+ (B-A)$	$+ (A-B)$
$(-A) + (-B)$	$- (A+B)$			
$(+A) - (+B)$		$+ (A-B)$	$- (B-A)$	$+ (A-B)$
$(+A) - (-B)$	$+ (A+B)$			
$(-A) - (+B)$	$- (A+B)$			
$(-A) - (-B)$		$- (A-B)$	$+ (B-A)$	$+ (A-B)$

- operation is addition & sign are same then result is addition of two nos. and sign of A.
 - operation is subtraction, signs are different result is addition and sign of A.
 - operation is addition and signs are different then result is subtraction and sign of result is that of greater number (greater in magnitude)
 - ④ if magnitude are equal then we write $+|A-B|$ to prevent -ve zero.
 - when operation is subtraction and signs are same then result is subtraction
- Addition (subtraction) algorithm -
- when the signs of A & B are identical (different) add the two magnitudes and attach the sign of A to the result.
 - when the signs of A & B are different (same) compare the magnitudes and subtract the smaller number from the larger, choose the sign of the result to be same as A if $A > B$ or complement of A if $A < B$.
 - when $A = B$ subtract B from A and sign is +ve.


→ Hardware implementation :-

Basic hardware required are 2 registers, 2 flip-flops, 1 adder, 1 subtractor ($A-B$, $B-A$), 1 comparator.

But we minimize these, because in

Date: _____
Page: _____

Subtraction we add 2's complement to minuend so we can reduce the need of subtractor. So, finally we'll need 2 registers, 2 flip-flop (sign complements), adder, 2 flip-flop (to store carry and overflow) [AVF \rightarrow addition overflow flip-flop; if we get overflow then $AVF = 1$]





On basis of mode control, it is decided it will work as adder or subtractor.

→ Hardware Algorithm.

Reminder: Truth Table of Ex-OR


A	B	C
0	0	0
0	1	1
1	0	1
1	1	0



Ques: * perform the operation when the following signed magnitude numbers are compared in each case give the value of AVF. The left most bit in following numbers represent sign bit

- a) $0101100 + 1011111$
b) $1011111 + 101101$
c) $010110 - 1011111$
d) $010110 - 0101101$
e) $1011111 - 0101101$

$$\begin{aligned}
 & 0101101 - 0011111 \\
 & + (45) - (+31) = +14 \\
 A &= 101101 \quad As = 0 \\
 B &= 011111 \quad Bs = 0 \\
 & As \oplus Bs = 0 \\
 EA &\leftarrow A \# B
 \end{aligned}$$



Ques: a) perform the operation when the following signed magnitude numbers are compared. In each case give the value of AVF. The left most bit in following numbers is sign bit

- a) 0101101 + 0011111
- b) 101101 - 1101101
- c) 011111 - 101101
- d) 111111 + 101101
- e) 101101 + 1011101

Date: _____
Page: _____

a) $0101101 + 0011111$
 $+ (45) + (+31) = +76$

To verify ans calculate value of EA in decimal.
 not of A

$A = 101101 \quad As = 0$
 $B = 011111 \quad Bs = 0$
 $As \oplus Bs = 0 \quad \therefore$

$EA \leftarrow A + B$

$$\begin{array}{r} 0101101 \\ + 0011111 \\ \hline 1011000 \end{array}$$

$\leftarrow EA = 64 + 8 + 4 = 76$ Ans.
 sign of result

Ans: Result is in A and As. $0\ 001100$
 $AVF = 1$
 $= 12$ should be 76
 This is becoz of overflow

b) $1011111 + 1101101$
 $- (31) + (-45)$

$As = 1 \quad A = 011111$
 $Bs = 1 \quad B = 101101$
 $As \oplus Bs = 0$

$EA = A + B$

$$\begin{array}{r} 0101101 \\ + 101101 \\ \hline 1001100 \end{array}$$

$\leftarrow EA = 64 + 8 + 4 = 76$ Ans.
 sign of result

Ans: Result is in A and As. $1\ 001100$
 $AVF = 1$

c) $0101101 - 0011111$
 $+ (45) - (+31) = +14$

$A = 101101 \quad As = 0$
 $B = 011111 \quad Bs = 0$
 $As \oplus Bs = 0$

$EA \leftarrow A + B$

$101101 \leftarrow$ Minuend
 $S = 011111 \leftarrow$ Subtrahend

$$\begin{array}{r} \bar{B} = 100000 \\ \bar{B}+1 = 100001 \\ A+\bar{B}+1 = 101101 \\ -100001 \\ \hline E = 101110 \end{array}$$

Ans: Result is in A and As. $A = 001110$
 $AVF = 0$ (on sub. no overflow)

d) $0101101 - 0101101$

$A = 101101 \quad As = 0$

$B = 101101 \quad Bs = 0$

$As \oplus Bs = 0$

$EA \leftarrow A-B = A+\bar{B}+1$

$A+\bar{B}+1$

$\bar{B}+1 = 010010 + 1$

101101

$\bar{B}+1 = 010011$

110010

$A=0$ (in result)

1000000

$\Rightarrow A=B$

$E = 0$

$As \leftarrow 0$

0

$AVF = 0$

$A = 000000$

0

e) $1011111 - 0101101$

$A = 011111 \quad As = 1 \quad As \oplus Bs = 1$

$B = 101101 \quad Bs = 0$

$EA \leftarrow A+B \quad EA + 1001100$

$E = 1 \quad ; AVF = 1$

$As = 1$

001111

0101101

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

001111

Date: _____
Page: _____

(a) $(+35) + (+40)$

$$\begin{array}{r} 2 \quad 35 \\ 2 \quad 1 \cancel{+} 1 \\ 2 \quad 0 \cancel{-} 1 \\ 2 \quad 4 - 0 \\ 2 \quad 2 - 0 \\ 2 \quad 1 - 0 \\ \hline 2 \quad 2 - 1 \\ 1 - 0 \end{array}$$

(b) $(-35) + (-40)$

$$\begin{array}{r} 2 \quad 35 \\ 2 \quad 0 \cancel{-} 1 \\ 2 \quad 4 - 0 \\ 2 \quad 2 - 0 \\ 2 \quad 1 - 0 \\ \hline 2 \quad 2 - 1 \\ 1 - 0 \end{array}$$

(c) $(-35) + (+40)$

$$\begin{array}{r} 2 \quad 35 \\ 2 \quad 1 \cancel{+} 1 \\ 2 \quad 0 \cancel{-} 1 \\ 2 \quad 4 - 0 \\ 2 \quad 2 - 0 \\ 2 \quad 1 - 0 \\ \hline 2 \quad 2 - 1 \\ 1 - 0 \end{array}$$

a) $+35 = 0100011 \leftarrow AC$

$+40 = 0101000 \leftarrow BR$

$$\begin{array}{r} 0100011 \\ + 0101000 \\ \hline 11010010 \end{array}$$

Output carry.

V = overflow.

b) $+35 = 0100011$

$-35 = 1011101 \leftarrow AC$

$+40 = 0101000$

$-40 = 1011000 \leftarrow BR$

AC + BR.

$$\begin{array}{r} 0100011 \\ + 1011101 \\ \hline 10110101 \end{array}$$

V = overflow.

Date: _____
Page: _____

Date: _____
Page: _____

Booth's comp.


Multiplication Algorithms.

- we use partial product to reduce number of required registers.
- we do right shift in system (but manually we shift left)
- multiplication with zero has no effect so we don't perform with it.

$$\begin{array}{r} 10111 \\ \times 10011 \\ \hline 10111 \\ 10111 \\ \hline 101100 \\ + 1 \\ \hline 101111 \\ + 1 \\ \hline 101100 \\ 10110 \\ \hline 1011000 \\ - - - \times \times \\ * * * * * (sum) \end{array}$$

In signed magnitude, we perform partial product i.e. first 1 bit of multiplier gives partial product. This method reduces required number of registers and secondly multiplicand shifts to right. and we ignore 0 zero.

Hardware implementation for signed magnitude data.



- B register stores multiplicand magnitude and B_s stores its sign.
- A register stores multiplier magnitude and A_s stores its sign.
- Sequence counter stores the bit of multiplier.
- A register is initialised with zero.
- Sequence counter decrements its value and multiplication continues till its sequence counter becomes zero.
- Result is stored in A_Q register.
- S_n has eight most bit of multiplier if its value is 1, then it adds multiplicand with value in A.

→ shr EAQ logical shift (right)

Ex. A: $\begin{smallmatrix} 1 & 0 & 0 & 1 & 0 \end{smallmatrix}$

shr A : $\begin{smallmatrix} 0 & 1 & 0 & 0 & 1 \end{smallmatrix}$

shl A : $\begin{smallmatrix} 0 & 0 & 1 & 0 & 0 \end{smallmatrix}$

shl (logical left shift)

→ circ (Circular shift)



Hardware Algorithms.


Multiply operation

Multiplicand is in B
Multiplier is in A:

$A_s \leftarrow Q_s \oplus B_s$
 $Q_s \leftarrow Q_s \oplus B_s$
 $A \leftarrow 0, EA \leftarrow 0$
 $SC \leftarrow n-1$

Assume operand in memory is of n bit.
including sign bit.

In sign-mag. we separate sign bit hence $SC = n-1$



Ex.

$$\begin{array}{r} \text{multiplicand} \\ 10111 = B \\ \times 10011 = Q \\ \hline \text{(signs are not included)} \end{array}$$

multiplicand $B = \begin{smallmatrix} 1 & 0 & 1 & 1 & 1 \end{smallmatrix}$ A \otimes sc.

($B = 10111$)

Multiplier.

$$\begin{array}{r} 0 \quad 00000 \quad 10011 \quad 101 \quad (5) \\ \hline 10111 \end{array}$$

in Q.

$Q_n = 1$, add B

Partial product)

shr EAQ.

$Q_n = 1$, add B.

↓

$$\begin{array}{r} 0 \quad 01011 \quad 11001 \quad 100 \quad (4) \\ \hline 10111 \end{array}$$

shr EAQ

$Q_n = 0$,

shr EAQ

$Q_n = 0$,

shr EAQ

$Q_n = 1$, add B.

shr EAQ

$Q_n = 0$,

Ques. 11111 (multiplicand)
10101 (multiplier) Sign not included.

Ans. Multiplicand E A Q SC.
 $B = 11111 \quad 0 \quad 00000 \quad 10101 \quad 101$
 $Q_n = 1, \text{ add } B \quad 0 \quad \underline{11111} \quad 10101 \quad 101$
 $\text{Shr EAQ} \quad 0 \quad 01111 \quad 11010 \quad 100$
 $\text{Shr EAQ} \quad 0 \quad 00111 \quad 11101 \quad 100011$
 $Q_n = 1 \text{ Add } B \quad 1 \quad \underline{11111} \quad 11101 \quad 011$
 $\text{Shr EAQ} \quad 0 \quad 10011 \quad 01110 \quad 010$
 $\text{Shr EAQ} \quad 0 \quad 10010 \quad 10111 \quad 001$
 $Q_n = 1 \text{ add } B \quad 1 \quad \underline{11111} \quad 10111 \quad 001$
 $\text{Shr EAQ} \quad 0 \quad 10100 \quad 01011 \quad 000$
 result. (1010001010)

(b) Sign included.

$B_S = 1 \quad 11111 = -15$
 $A_S = 1 \quad 10101 = -5$
 $A_S \oplus B_S = 1 \oplus 1 = 0$

Multiplicand E A Q SC
 $B = 1111 \quad 0 \quad 0000 \quad 0101 \quad 100$
 $Q_n = 1, \text{ add } \underline{1111} \quad 0 \quad 0101 \quad 100$
 $\text{Shr EAQ} \quad 0 \quad 01111 \quad 1010 \quad 011$
 $\text{Shr EAQ} \quad 0 \quad 00111 \quad 1101 \quad 010$
 $Q_n = 1, \text{ add } B \quad 1 \quad \underline{1111} \quad 1101 \quad 010$
 $\text{Shr EAQ} \quad 0 \quad 1001 \quad 0110 \quad 001$
 $\text{Shr EAQ} \quad 0 \quad 1000 \quad 1011 \quad 000$
 Result. 101001010 sign.

Date: 14/08/18
 Page: _____

Ques. Prove that the multiplication of two n-digit numbers in base m gives a product no more than d n-digit in length.

$$\begin{aligned} \text{Max value} &= m^n - 1 \\ (m^n - 1)(m^n - 1) &\leq (m^{2n} - 1) \\ m^{2n} + 1 - 2m^n &\leq m^{2n} - 1 \\ 2 < 2m^n & \quad \text{true for } m \geq 2, n \geq 1. \\ m^n > 1 & \\ 1 \leq m^n & \end{aligned}$$

Booth multiplication

- Numbers (-ve) are in 1's complement form.
- Sequence counter value will be n
- (Sign bit is included with number)
- We do 2-bit inspection Q_n and $Q_{n+1} = 10$
 then we subtract, $00 \oplus 11 \rightarrow$ no operation
~~result~~ (only shift)

* Booth algorithm gives procedure for multiplying binary integers j^n in signed 1's complement representation.

It operates on the fact that, string of 0's in the multiplicand require no addition but just shifting. but a string of 1's in multiplicand from bit weight 2^k to weight 2^m can be treated as

$$\begin{array}{l} \text{String of 1's} \\ \text{from } k \text{ to } m \\ \Rightarrow 2^k \text{ to } 2^m \\ \text{K=3, M=1} \\ \Rightarrow M \times 2^4 - M \times 2^1 \end{array}$$

$$2^{k+1} - 2^m = 2^4 - 2^1 = 14$$

Date: _____
Page: _____

Q_{n+1} (initialised x_{n+1})

$$+14 = 01110$$

$2^4 - 2^1$ at 1 position we're bringing -ve sign at 4 position


$$\begin{array}{r} 10010 \\ \underline{-10001} \\ 00011 \end{array}$$

$-14 = 10000$

$$\begin{array}{r} +1 \\ \underline{-10001} \\ 00011 \end{array}$$

$-2^1 + 2^2 - 2^4 = -14$



Hardware implementation



Hardware Algorithm

Multiply Q_n

Multiplicand is in BR.
Multiplier is in QR.





Given. $(-9) \times (-13)$

$$\begin{array}{r} BR = -9 \\ +9 = 01001 \\ -9 = 10111 \end{array}$$

$$\begin{array}{r} QR = -13 \\ +13 = 01101 \\ -13 = 10011 \\ BR + QR = 10011 \end{array}$$

	BR = 10111	AC	QR	Q_{n+1}	SC
Initial	00000	10011	0	0	101(5)
10	Sub. BR.	01001			0
11	ashtr	00100	10100	1	100(4)
11	ashtr	00100	01100	1	011(3)
01	add BR	01001			
00	ashtr	00010	10110	0	010(2)
10	Sub. BR	01001	00010	1	000(1)
00	ashtr	00001	10101	1	Result.

2 bit by 2-bit Array Multiplier.



NOTE


$j \equiv$ multiplicand bits.
 $k \equiv$ multiplier bits.
 $(j+k) \equiv$ bits in final product (result)
 $(j \times k) \equiv$ number of AND gates.
 $(j-k), k$ bits address.
 $\frac{j}{k}$ no. of adders.

Ques. Design an array multiplier of 8×2 bit.

$$\begin{array}{r}
 b_2 \quad b_1 \quad b_0 \quad (\text{multiplicand}) \\
 \times \quad a_1 \quad a_0 \quad (\text{multiplier}) \\
 \hline
 a_0 b_2 \quad a_0 b_1 \quad a_0 b_0 \\
 a_1 b_2 \quad a_1 b_1 \quad a_1 b_0 \\
 \hline
 c_3 \quad c_2 \quad c_1 \quad c_0
 \end{array}$$

Ques. Design 4×3 array multiplier.

$$\begin{array}{r}
 b_3 \quad b_2 \quad b_1 \quad b_0 \\
 \times \quad a_2 \quad a_1 \quad a_0 \\
 \hline
 a_0 b_3 \quad a_0 b_2 \quad a_0 b_1 \quad a_0 b_0 \\
 a_1 b_3 \quad a_1 b_2 \quad a_1 b_1 \quad a_1 b_0 \\
 a_2 b_3 \quad a_2 b_2 \quad a_2 b_1 \quad a_2 b_0 \\
 \hline
 c_6 \quad c_5 \quad c_4 \quad c_3 \quad c_2 \quad c_1 \quad c_0
 \end{array}$$



Division Algorithms

Ex: $\frac{10001}{(divisor)} \quad 0110000000 \quad (-----)$
 -10001

- In system, we perform left shift.
- Divisor is stored in B register whereas, dividend is stored in A register (here we don't initialise A with zero).
- Dividend is of twice the length of divisor.
- Remainder & quotient are stored in A ^{next half}.
- First highest order bit stored in A ^{next half}, remaining bit of dividend stored in Q.
- Value of sequence counter will be $n-1$, as $SC=0$, division stops, and we get quotient in Q while remainder in A.
- SC value is same as that number of bit in Q.
- Hardware is that of signed magnitude of multiply.
- $A \oplus Qs$ = sign of result.
- In system, we get divide overflow condition.
 [if we get quotient $(\frac{n+1}{2})$ bit that is divide overflow]

$Q = \leq 5 \text{ bit}$ $A = \leq 5 \text{ bit}$
 according to above example.

When value $A \text{ reg} < B \text{ reg}$. we don't get divide overflow.

When value $A \text{ reg} \geq B \text{ reg}$. we get divide overflow.

Ex: $\frac{10001}{10001} \quad 1110000000 \quad (-----)$
 -10001

Higher order half bit of dividend \geq divisor \Rightarrow Overflow

→ for divide overflow, we use DVF overflow if overflow exists. DVF = 1 else DVF = 0

Hardware implementation for signed magnitude data.

Hardware is identical to required for multiplication & consists of components - register EA & is now shifted to the left with zero inserted into the Q_n & previous value of E is lost.

Divisor is stored in B register and double length dividend is stored in A and Q register.

Divide overflow.


A divide overflow condition occurs if the high order half bits of the dividend constitute a number greater than equal to the divisor.

Another problem associated with division is that division by zero must be avoided.

Overflow condition can be detected when a special flip-flop is set (DVF)

Hardware

Hardware Algorithm. (Restoring Method)



Solve:

$$\text{Dividend: } 10001 \quad \text{Quotient: } 011100000000$$

$$A \leftarrow \begin{array}{r} 0 \\ 1 \\ 1 \\ 1 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \end{array}$$

$$B \leftarrow 10001$$

$A < B$, no divide overflow.

$$\text{Divisor } B = 10001, B+1 = 01111$$

dividend
 Shl EAQ E A Q Sc
 0 11100 00000 101. (5)
 add B+1 11110 00000
 E=1.
 set Qn=1. 101010 00000
 Shl EAQ 0 10110 00001 100
 add B+1 0 10110 00010
 E=1
 set Qn=1. 101001 00010
 Shl EAQ 0 10101 00011 011.
 add B+1 0 101010 00110
 E=0
 EA + A+B 10001 divide zero times
 (Add B)
 Shl EAQ 0 10100 00110
 add B+1 10110 00110
 E=1
 Set Qn=1 1 00011 01101 001.
 Shl EAQ 0 00110 11010
 add B+1 0 11110 11010
 E=0
 add B 10001
 1001001
 =6
 Remainder
 168021
 16410=26
 quotient

Date: _____
 Page: _____

Question: Show the contents of registers EAQ and SC during the process of division of -
 a) 10100011 by 1011 11) 163
 b) 00001111 by 0011. 11) 163
 (a) EAQ 4 10100011
 A Q
 B 4 1011. A < B, no overflow
 divisor B = 1011, B+1 = 0101

E	A	Q	Sc
Dividend	1010	0011.	100
Shl EAQ	1	0100	0110
E=1.		1010	1010
add B+1 in A	1	1001	1010
Qn=1			
Shl EAQ	01	0010	1110
E=		1010	1010
add B+1	1	1110	1111
Qn=1			010
Shl EAQ	0	1111	1110
E=0		1010	1111
EA + A+B+1	1010	0100	001.
E=1, Qn=1			
Shl EAQ	0	1001	1110
E=0		1010	1110
EA = A+B+1	1010	0100	000.
EA = A+B	1011	1111	000
	1001	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	1111	000
	1011	1111	000
	1010	1110	000
	1110	1110	000
	1011	1111	000
	1010	1110	000
	1111	111	

(b) $A \leftarrow \frac{0000111}{0011}$ $A < B$, no divide overflow.
 divisor $B = 0011$ $\bar{B} + 1 = 1101$

E	A	Q	SC
dividend.	0000	1111	100
shl EAQ	0 0001	1110	
$EA \leftarrow A + \bar{B} + 1$			
$E = 0$	<u>0 1110</u>		
add B.	0011		
	<u>1 0001</u>	1110	011

shl EAQ	0 0011	1100	
$EA \leftarrow A + \bar{B} + 1$	<u>1 101</u>		
$E = 1$	<u>1 0000</u>		
Set $q_n = 1$	1 0000	1101	010

ashl EAQ	0 0001	1010	
$E = 0$	<u>1 101</u>		
$EA \leftarrow A + \bar{B} + 1$	<u>0 1110</u>	1010	
$E = 0$	<u>0 0011</u>		
$EA \leftarrow A + B$	<u>1 0001</u>	1010	001

shl EAQ	0 0011	0100	
$E = 0, EA \leftarrow A + \bar{B} + 1$	<u>1 101</u>		
$E = 1, q_n = 1$	<u>0 0000</u>	0101	SC = 000

quotient : 0101.
Remainder : 0000

○ Floating Point arithmetic operations.

$\pm m \times 2^{\pm e} \rightarrow \text{exponent}$
 ↓ → radix
 mantissa
 (int or frac.)

Ex represent 543.276 as floating point.

• 543276 × $10^{(3) + \text{exponent}}$
 mantissa

Mantissa is stored in another register whereas exponent is stored in other register. in system.

→ for any operation to be performed, floating nos. should be normalised. initially (non-zero)

If msb of mantissa is 1 then number is normalised.

Ex. • 10101 × 2^{101} ← normalised
 • 00101 × 2^{101} ← not normalised.

We can normalise a number by shifting zero, and exponent will be decremented.

After operation also, numbers should be normalised.

→ when we add / sub. floating nos. we need to check exponent. If exponents are same then directly perform opⁿ. else make them (exp.) equal before addition / subtraction.

Ex. • 53724800 × 10^2
 • 12341200 × 10^1

$$\begin{array}{r} 537.24800 \times 10^2 \\ \cdot 123412 \times 10^1 \\ \hline 537. \dots \times 10^1 \end{array}$$

left shift
(exponent decreases)

now can add mantissa.

$$\begin{array}{r} \text{OR} \\ \begin{array}{r} .53724800 \times 10^{+2} \\ + .00012341 \times 10^2 \\ \hline \end{array} \end{array}$$

(right shift)
↓ exponent increment.

Right shift is preferred because in left shift we lose MSB which produce more chance of error. LSB loss can be accepted because it produces least errors.

Lower value exponent is increased by right shift. Above process is called Align Mantisca.

$$\begin{array}{r} \rightarrow \\ \begin{array}{r} .1010101 \times 2^{101} \\ + .100001 \times 2^{101} \\ \hline 1.010110 \times 2^{101} \end{array} \end{array}$$

Overflow. overflow can be removed by shifting it to right once and exponent is incremented by 1.

→ Underflow is seen when we subtract two nos. and we get 0 at MSB, it can be removed by left shift.

→ In multiplication & division we don't do mantissa align. directly exponent is added & subtracted respectively.

- * When 2 normalised mantissas are added the sum may contain an overflow digit. An overflow can be corrected by shifting the sum once to the right and incrementing the exponent.
 - * When 2 nos. are subtracted, the result may contain MSB 0.
 - * A floating point number that has 0 in the most significant position of mantissa is said to have an underflow.
 - * To normalise a number that has underflow it is necessary to shift the number to the left and decrement the exponent.
 - * The opⁿ performed with mantissa's are same as in fixed point nos.
 - * The opⁿ performed with exponents are compare & increment (align the mantissa), add and subtract (multiplication & division) and decrement (to normalise the result).
 - * The exponent may be represented in any of three representations.
 - signed magnitude
 - signed 1's complement
 - signed 2's complement.
- The fourth representation is biased exponent
- we assume
- | | |
|-----------------------------|---------------|
| Mantissa - signed magnitude | bias value = |
| Exponent - biased exponent. | $2^{k-1} - 1$ |
- \downarrow
 $k = \text{no. of bits of exp.}$
- bias value + True exponent.


for ex: we have exp value -50 to 49
bias = [50] how many bit we reserve.

-50 to 50 to 49 + 50

$0 \text{ to } 99$ → +ve exponent



Register Configuration for floating point arithmetic operations.
uppercase - mantissa ; lowercase - exponent.

Add/Sub → ACB BR
 Mult. → BR2BR B_s 8 b BR




ds φ q φr
for multiplien

- Step 1: Check for zero's.
- Step 2: Align the mantissa.
- Step 3: Mantissa addition or subtraction.
- Step 4: Normalise the result.



Multiplication Algorithm


- Step 1: check for zero's
 - Step 2: Add the exponents.
 - Step 3: Multiply the mantissa
 - Step 4: Normalize the product.



Division Algorithm.

- Steps:
- check for zeros.
 - Initialize registers & evaluate the sign.
 - Align the dividend.
 - subtract the exponent
 - divide the mantissa

Divide.



$P: R_2 \leftarrow R_1$ [control function]
 control Func = 1 means
 = 0 no transfer
 blw & R₂
 $(P=1) \text{ then } R_2 \leftarrow R_1$ symbolic
 (control signal value = 1)
 (ch-4)

Register Transfer & Micro-operation


RTL = Register Transfer Language + symbolic notation.
 Micro-operation is the elementary opn performed on data stored in registers.

Register operation, control logic initiate the opn.
 Descriptive symbolic (RTL) The symbolic notation used to describe the micro-operation transfer among the registers is called register transfer language.

(a) Register Transfer : Computer registers are designated by capital letters to denote the function of registers.

For ex: The register that holds address for memory unit is called memory address register (MAR)

(b) Other designation for registers are PC (program counter), IR (instruction register), R_i (processor register). This is the block diagram of register.



(e) A statement that specifies a register transfer implies that circuits are available from the if of source register to if of destination register. and the destination register has a parallel load capability.

MAR + Memory add. reg.
 PC + Program Counter
 R₁, R₂, R₃ + Process reg.
 Control IR
 Instruction reg.

Register
 Individual flip-flop
 255 bits
 1 bit per cell


Date:
 Page:

This can be shown by if-then statement -
 if ($P=1$) then ($R_2 \leftarrow R_1$)
 where P is control signal generated in the control section.

(f) It is sometimes convenient to separate control variables from the register transfer operation by specifying a control function.


(g) A control function is a boolean variable that is equal to 1 or 0.


$P: R_2 \leftarrow R_1$ Block diagram.



(h) Show the block diagram of hardware that implements the following register transfer statements.

Y_{T2} : $R_2 \leftarrow R_1, R_1 \leftarrow R_2$





Ques: The output of four registers R_0, R_1, R_2, R_3 are connected through 4×1 MUX to the inputs of a fifth register R_5 . Each register is 8 bit long. The required transfers are dictated by 4 timing variables T_0, T_1, T_2, T_3 as follows.

$$T_0 : R_5 \leftarrow R_0$$

$$T_1 : R_5 \leftarrow R_1$$

$$T_2 : R_5 \leftarrow R_2$$


$$T_3 : R_5 \leftarrow R_3$$

The timing variables are mutually exclusive which means that only one variable is equal to 1 while the others are equal to 0.

Draw a block diagram showing the hardware implementation of 4 register transfers.

Include the connections necessary from 4 timing variables to the selection input of MUX and to load input of register R_5 .

T_0	T_1	T_2	T_3	S_1	S_0	Load
0	0	0	0	X	X	0
1	0	0	0	0	0	1
0	1	0	0	0	1	1
0	0	1	0	1	0	1
0	0	0	1	1	1	1




Bus Transfer

A digital computer has many registers & path must be provided to transfer information from one register to another.

- An efficient scheme for transferring information between registers in a multiplexed register configuration is a common bus system.
- A bus structure consists of a set of common lines, one for each set of registers through which binary information is transferred one at a time.

S_1	S_0	Reg. selected
0	0 = 0	A
0	1 = 1	B
1	0 = 2	C
1	1 = 3	D



K-registers. Each of n-bits.

→ number of MUXs = n

→ Size of MUX = Kx1

→ no. of select lines in MUX = $\log_2 K$
n-line common bus.

Ques. A digital computer has a common bus system for 16 registers of 32 bits each. The bus is constructed with MUX.

a) How many selection inputs are there in each MUX?

b) What size of MUX are needed.

c) How many MUX are there in bus.

$$K = 16, n = 32.$$

$$16 = 2^4 \text{ no. of select lines}$$

i) Size of MUX = 16×1

ii) No. of MUX = 32.

$$\log_2 16 = \log_2 2^4 = 4 \log_2 2 = 4$$

Toe M3, DLD
Wed DM, DS
Thur. COA, EVS

Date: 3/9/18
Page: 1

Three-state Bus Buffers.

Three state

→ 0

→ 1

→ high impedance state (behaves like open circuit & has no logical significance)
(normal I/O)

Buffer Gate \rightarrow output

$0 \rightarrow 0$ output is same as input.
 $1 \rightarrow 1$

Normal I/O (A) \rightarrow output (y)


control input (c)

output $y = A$ if $c = 1$.

high-impedance if $c = 0$

Fig: graphical symbol of 3-state buffer.
A bus system can be constructed with three state gates.

A three state is a digital circuit that exhibits 3 states. The two states are signals equivalent to logic 1 and 0. And the third state is a high-impedance state. The high-impedance state behaves like an open circuit which means that output is disconnected and doesn't have logical significance. Most commonly used in the design of Bus system is the buffer-gate.



Note: To construct a common bus for 4-registers of n -bits each, using 3-state buffers we need n -circuits with 4 buffers in each. Each group of 4 buffers receive 1 significant bit from 4 registers, each common op produces one of the lines for the common bus for total of n -lines. Only 1 decoder is necessary to select between the 4 registers.

Memory Transfer.

The transfer of information from memory world to outside environment is called a read operation.

read : DR \leftarrow M[AR]
 Data reg.
 pointing data at AR register.
 address reg.

AR \leftarrow takes only address
 M[AR] \leftarrow take data from add. in th

Date: _____
 Page: _____

The transfer of new information to be stored in memory is called write operation.


write : M[AR] \leftarrow R_i
 processor reg.
 write at add. pointed by AR.

- 4/3/18
 (i) Register transfer micro-operation \rightarrow sub \rightarrow ++
 (ii) Arithmetic micro-operation \rightarrow sub \rightarrow --
 (iii) Shift micro-operation.
 (iv) Logic micro-operation. (AND, OR, NOT, EX-OR, -)

ARITHMETIC micro-operation

Arithmetic micro-op perform arithmetic op on numeric data stored in registers.


Binary adder





4-bit adder.

no. of full adders required depends on number of bit of addend / augend.

Binary adder / subtractor






Arithmetic circuit.

$$\text{Output} = A + Y + \text{Cin}$$

Select. Input Output.



S_1	S_0	Input	Output.
0	0	Y	D
0	0	B	$A+B$ (add)
0	1	\overline{B}	$A+B+1$ (add with carry)
1	0	\overline{B}	$A+\overline{B}$ (sub with borrow)
0	1	\overline{B}	$A+\overline{B}+1$ (subtract)
1	0	0	0 like decrementor A (transfer)
1	0	1	$A+1$ (incrementor)
1	1	0	$\overline{A}=1$ (decrementor)
1	1	1	$\overline{A}=1$ (decrementor)



Ques. Design an arithmetic circuit with one selection variable S and two n-bit data inputs (A & B). The circuit generates the following 4 arithmetic operation in conjunction with ifp carry (Cin). Draw the logic diagram for first two stages.

S	$Cin=0$	$Cin=1$
0	$D=A+B$	$D=A+1$
1	$D=A-1$	$D=A+\overline{B}+1$

MUX = 2×1



Logic Micro-operation

performed on contents of registers
→ Logic micro-opⁿ specify binary opⁿ for strings of bits stored in registers. These operations consider each bit of register separately and treat them as binary variables.

List of logic micro-operation.


x_i	y_i	F_0	F_1	F_2	F_3	F_4	F_5	F_6	F_7	F_8	F_9	F_{10}	F_{11}	F_{12}	F_{13}	F_{14}	F_{15}
0 0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1
0 1	0	0	0	0	0	1	1	1	1	0	0	0	1	1	1	1	1
1 0	0	0	0	1	1	0	0	1	1	0	0	1	1	0	1	1	1
1 1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	1

Boolean func.

- | Op ⁿ | Name |
|---------------------------------------|----------------|
| $F \leftarrow 0$ | clean |
| $F \leftarrow A \wedge B$ | AND |
| $F \leftarrow A \wedge \bar{B}$ | |
| $F \leftarrow A$ | Transfer A. |
| $F \leftarrow \bar{A} \wedge B$ | |
| $F \leftarrow B$ | Transfer B |
| $F \leftarrow A \oplus B$ | EX-OR |
| $F \leftarrow A \vee B$ | OR |
| $F \leftarrow \overline{A \vee B}$ | NOR |
| $F \leftarrow \overline{A \oplus B}$ | EX-NOR |
| $F \leftarrow \bar{B}$ | Complement B |
| $F \leftarrow A \wedge \bar{B}$ | |
| $F \leftarrow \bar{A}$ | Comp. A. |
| $F \leftarrow \bar{A} \wedge B$ | |
| $F \leftarrow \bar{A} \wedge \bar{B}$ | |
| $F \leftarrow \text{all } 1's$ | NAND |
| $F \leftarrow \text{all } 0's$ | set to all 0's |

Hardware Implementation.

Logic gates are inserted for each bit or pair of bits in registers to perform the required logic functions.



Applications of Logic micro-opn.

Logic micro-opn are used for manipulating individual bits or a portion of a word stored in a register. They can be used to change bit values, delete a group of bits, or insert new bit values into a register.

→ Register A is a processor register and the bits of register B constitute logic operand extracted from memory & placed in register B.

(i) Selective set. used OR micro-opn

1010 A before

1100 B (logic operand)

1110 A after.

Sets to 1, the bits in register A where there are corresponding 1s in register B.

(ii) Selective compliment

1010 A before,

1100 B (logic operand)

0110 A after.

Selective compliment uses Ex-OR micro-opn.

(iii) Selective clear.

1010

1100

0010 A after.

Selective clear uses A \bar{B} micro-opn.

(iv) Mark It is similar to selective clear except that bits of A are cleared only where there are corresponding 0s in B.

1010

1100

1000 A \bar{B} = AND opn.

(v) Insert. inserts a new value in group of bits.

1001 insert 0110 1010 A before

AND [0000 1111 B (for masking)

OR [1001 0000 ? insert opn

1001 1010

(vi) Clear. (Ex-OR)


1010 A

1010 B (logic operand)

0000

when we have two words same, i.e. A=B then only we perform clear.

Ques Design a digital circuit that performs the 4 logic operations of XOR, XNOR, NOR and NAND.
Use 2 selection variables. Show logic diagram of 1 typical stage.



Ans

Shift Micro-operation.

are used for Serial transfer of data.

left 010

→ This value is transferred by serial input. (It is a flip-flop)

Types of shift :

- (i) Logical
 - left (shl)
 - right (shr)
- (ii) Circular
 - left (crl)
 - right (crs)
- (iii) Arithmetic
 - left (ashl)
 - right (ashr)

used for signed nos.
(-ve nos. are in 2's comp.
(we copy sign bit as it is.)

Date:
Page:

Date: 7/9/22
Page:

$$R = 0010$$

shl 0100] when we apply logical shift then, serial transfer 0 to vacant bit.
shr 0001
crl 0100
crs 0001

when we apply ashrl then that number is divided by 2, twice divided by 2^2 so on.

when we apply ashrl then number is multiplied by 2, twice, number is multiplied by 2^2 .

$$R = 00100 = +4 \text{ (signed no.)}$$

ashr 00010, (preserve sign bit)
 \downarrow
 $4 = +2$

$$R = 00100 = +4$$

ashl 01000 = +8
 \downarrow always insert zero

overflow can come in ashl.

If sign bit and next bit are different, then there is overflow.


ashl 1000
 \downarrow
 $5 = +4$
can't be -ve.
sign bit = 1 (neg no.)

(when we multiply 2^n numbers we can't get -ve number.)

when we see, that overflow can come then after performing ashl we can perform sign reversal.

Hardware Implementation.

Data inputs. A₀ A₁ A₂ A₃.
Output. H₀ H₁ H₂ H₃.




Date: 10/9/10
Page: 1

OPR select. operation.

S_3	S_2	S_1	S_0	C_i	F
0	0	0	0	0	$F = A$ (transfer)
0	0	0	0	1	$F = A+1$ (increment)
0	0	0	1	0	$F = A+B$ (add)
0	0	0	1	1	$F = A+B+1$ (add with carry)
0	0	1	0	0	$F = A+\bar{B}$ (sub. with borrow)
0	0	1	0	1	$F = A+\bar{B}+1$ (sub.)
0	0	1	1	0	$F = A-1$ (decrement)
0	0	1	1	1	$F = A$ (transfer.)
0	1	0	0	x	$F = A \wedge B$ (AND)
0	1	0	1	x	$F = A \vee B$ (OR)
0	1	1	0	x	$F = A \oplus B$ (XOR)
0	1	1	1	x	$F = \bar{A}$ (NOT)
1	0	x	x	x	$F = \text{shr}$ (shift right)
1	1	x	x	x	$F = \text{shl}$ (shift left)

Ques: Register A holds the 8-bit binary number 11011001 . Determine the B operand & logic micro-opn to be performed in order to change the value in A to
a) 01101101 b) 11111101

Ques: The 8-bit registers AR, BR, CR, DR initially have the following values -
AR = 11110010 CR = 10111001
BR = 11111111 DR = 11101010
Determine 8 bit values in each register after execution of following sequence of micro-opn.



$$\begin{aligned} AR &\leftarrow AR + BR \\ CR &\leftarrow CR + DR, \quad BR \leftarrow BR + 1 \\ AR &\leftarrow AR - CR. \end{aligned}$$

Ques: An 8-bit register contains the binary value 10011100 what is register value after ashr. and ashl. state if overflow or not.

Ques: Starting from an initial value of $R = 11011101$ determine the sequence of binary value in R after a logical shift left, followed by (circular), followed by shr. and cil.

$$\begin{array}{ll} R = 11011101. & \\ \text{ashl.} & 10111010 \\ \text{cir.} & 01011101 \\ \text{shr.} & 00101110 \\ \text{cil.} & 01011100 \quad \text{Ans.} \\ R = & 01011100 \end{array}$$

Ans: $R = 10011100$
 ashr. 11001110
 ashl. 00111000 (overflow)

Ans: $A = 11011001$,
 $B = ? 10110100$ (selective compliment)
 $A = 01101101$

(ii) $A = 11011001$.
 $B = ? 11111101$ (Selective Sel)
 $A = 11111101$

Date: _____
 Page: _____

Date: 21/3/10
 Page: _____
 (ch-8)


Central Processing Unit (CPU)

ALU → perform operation on registers.
 It has select opr. which selects the opr to be performed.
 CU → supervise the instruction (control unit).

Registers set → store data.

- The CPU is made up of 3 major parts :
- (i) register set : stores intermediate data during execution of instruction.
- (ii) ALU : performs the required micro-opr for executing the instructions.
- (iii) control unit : supervises the transfer of information among the registers & instructs the ALU to which operation to be performed.

General Register Organisation



SEL A	SEL B	SEL D	OPR
3 bit	3	3	5

control word

specifies the ^{micro} opⁿ to be performed.

$\begin{array}{l} \text{Sel A} = 5 \\ \text{Sel B} = 5 \\ \text{decoder} = 5 \\ \text{Sel D} \\ \text{OPR} = 7 \end{array}$
 If
 32 processor register.
 ALU performs 65 opn

For ex. to perform the operation $R_1 + R_2 + R_3$.
 the control must provide binary selection variables to the following selector inputs

1) MUX A selector (SEL A) : to place the content of R_2 in BUS A (no. lines depends on no. of bits in each register).

[no. of mux depend on no. of registers]

2) MUX B selector (SEL B) : to place the content of R_3 in BUS B.

3) ALU operation selector (OPR) : to provide arithmetic addition $A+B$.

4) Decoder destination selector (SEL D) : to transfer the content of the op bus into R_1 .

control word

There are 14 binary selection ifp in the unit & their combined value specifies the control word.

Ques A Bus organized CPU has 16 registers with 32 bits in each, and ALU and a destination decoder.

- a) How many MUX are there in A bus. 16/32 and what is size of each mux. 16×1
- b) How many selection ifp are needed for MUX A and MUX B. $1 \cdot 4$
- c) How many ifp⁴ and op¹⁶ are there in decoder. 4×16
- d) How many ifp and op¹⁶ are there in ALU for op bus width = 32 including ifp & op¹⁶ carry's. $32 + 32 = 64 + 1 = 65$
- e) Formulate a control word for the system assuming that ALU has 35 opn.

12/9/18

Encoding of register selection fields.

Binary code	SEL A	SEL B	SEL D
000	Input	Input	None
001	R_1	R_1	R_1
010	R_2	R_2	R_2
111	R_7	R_7	R_7

Encoding of ALU operations.

OPR select	operation.	symbol.
0000	Transfer A	TSF A
0001	increment A	INC A
0010	add A+B	ADD
0011	sub A-B	SUB
0100	decrement A	DEC A
0101	AND A \otimes B	AND
0110	OR	OR
0110	XOR	XOR
0111	complement A	COM A
10000	shift right A	SHRA
11000	shift left A	SHLA

Ex. $R_1 \leftarrow R_2 - R_3$ (micro-opn to controlword)

fields: SELA SELB SELD OPR
 symbol: R2 R3 R1 SUB
 control word: 010 011 001 00101

Given raw: 010011001010101. }
 SELA R2 R3 R1 OPR.
 R2 R3 R1 SUB.
 R1 \leftarrow R2 - R3 } control word
 to micro-opn

Ques.

- 1) $R_6 \leftarrow R_6 + 1$ data
 SELA SELB SELD OPR
 #RG — #RG INC A
 110 — 110 00001
- 2) $R_2 \leftarrow R_1$ 111 001
- 3) Output $\leftarrow R_2$
- 4) Output \leftarrow input.

1) SELA SELB SELD OPR
 #RG — #RG INC A
 110 — 110 00001
 control word: 110 — 110 00001

Date: 12/9/10
 Page:

Date:
 Page:

2) SELA SELB SELD OPR
 R1 — R7 TSFA
 001 — 111 00000

3) SELA SELB SELD OPR
 R2 — 000 TSFA
 control word: 010 00000000

4) SELA SELB SELD OPR
 R2 000 — 000 TSFA
 control word: 000 00000000

Stack Organisation

stack pointer is register that points top of stack.

insert \leftarrow DR to stack

pop \leftarrow stack to DR. (data register)

flip-flop [full = 1 (stack is full).
 empty = 1 (stack is empty)]

→ The stack in a digital computer is a memory unit with an address register that can count only.

→ The register that holds the address for stack is called stack pointer (SP) because its value always points at the top item in stack.

(i) Register Stack

A stack can be placed in a portion of large memory or it can be organised as a collection of a finite number of memory words in registers.

(Block diag. of 64 word stack)

address.

FULL	EMPTY		63
		C	3
		B	2
		A	1
			0

SP \rightarrow 111111 (63)

Trying to insert

DR.

Then

SP = 111111

+ 1000000

discard

mean after 63 it will come to 0

Then

ENTRY \leftarrow 0 (when we come to 0,
before that there
should be 63 address)

Push :

SP \leftarrow SP + 1

M[SP] \leftarrow DR

(increment stack pointer)
(write items on top of stack)

if (SP == 0) then (FULL \leftarrow 1)

EMPTY \leftarrow 0

pop :

DR \leftarrow M[SP]

Date:

Page:

Date:

Page:

SP \leftarrow SP - 1

if (SP == 0) then (EMPTY \leftarrow 1)


FULL \leftarrow 0

(when we come to 0 address, before that
there should be 1 address)

13/9/18

(ii) Memory Stack

→ A stack can exist as a
separate unit
or can be implemented in random
access memory (RAM)
attached to CPU.



→ The portion of computer
memory is partitioned
into 3 segments.

1st partition = program

2nd " = data

3rd " = stacks.

DR

→ The program counter PC points at the address of
next instruction in program.

→ The address register AR points at an array of data.

→ The stack pointer SP points at the top of stack.

→ PC is used during the fetch phase to read the
instruction. AR is used during execution phase.

Date: 13/3/18
Page:

to read an operand. SP is used to push or pop items into or from the stack.

POP:
 $DR \leftarrow M[SP]$
 $SP \leftarrow SP + 1$
(we check upper and lower limit by hardware)

PUSH:
 $SP \leftarrow SP - 1$
 $M[SP] \leftarrow DR$

A+B infix
+AB prefix or polish
AB+ postfix or reverse polish.
(study evaluation of postfix, infix → postfix)

Instruction format

- The bits of the instructions are divided into groups called fields. The most common fields found in instruction format are -
- 1) an operation code field (op code) : that specifies the op to be performed.
 - 2) an address field : that designates a memory address or a processor register.
 - 3) A mode field : that specifies the way the operand of the effective address is determined.

Operations specified by computer instructions are executed on some data stored in

Date: 13/3/18
Page:

Memory or processor registers. Operands residing in memory are specified by the memory address & operands residing in memory in processor register specified by register address.

Most of the computers are classified into one of 3 types of CPU organisations -

- 1) Single accumulator type organisations :-
In the operations are performed with an implied accumulator register. The instruction format in this type of computer uses one address field.

Ex: $ADD x := AC \leftarrow AC + M[x]$

content of AC & content at address x will be added.

2) General register organisation.

Three address instruction [$ADD R_1, R_2, R_3$] consider it destination register. $R_1 \leftarrow R_2 + R_3$

Two address instruction [$ADD R_1, R_2$] $R_1 \leftarrow R_1 + R_2$
 $NOV R_1, R_2$ $R_1 \leftarrow R_2$
 $ADD R_1, x$ $R_1 \leftarrow R_1 + M[x]$

General register-type computers employ two or three address fields in their instruction format. Each address field may specify a processor register or a memory word.

3) Stack organisation
stack organisation uses ^(exno) no address field.

Eq: PUSH A TOS \leftarrow A
 PUSH B TOS \leftarrow B
 ADD O TOS \leftarrow (A+B)
 address.

Ex $X = (A+B) * (C+D)$
 we assume that operands are in memory
 addresses A, B & C and the result is
 stored in memory at the address X.

4) Following expression in 3-address instructions.

ADD R1, A, B R1 \leftarrow M[A] + M[B]
 ADD R2, C, D R2 \leftarrow M[C] + M[D]
 MUL X, R1, R2 M[X] \leftarrow R1 * R2

ADD A, A, B M[A] \leftarrow M[A] + M[B]

(So, this is not wrong, but by doing this we have
 to access memory many times & memory
 transfer will be slow, so we use a
 temporary storage for fast transfer)

2-address instructions.

MOV R1, A R1 \leftarrow M[A]
 ADD R1, B R1 \leftarrow R1 + M[B]
 MOV R2, C R2 \leftarrow M[C]
 ADD R2, D R2 \leftarrow R2 + M[D]
 MUL R1, R2 R1 \leftarrow R1 * R2
 MOV X, R1 M[X] \leftarrow R1

1-address instructions

LOAD A	AC \leftarrow M[A]
ADD B	AC \leftarrow AC + M[B]
STORE T	M[T] \leftarrow AC
LOAD C	AC \leftarrow M[C]
ADD D	AC \leftarrow AC + M[D]
MUL T	AC \leftarrow AC * M[T]
STORE X	M[X] \leftarrow AC

Zero-address instructions


Here, expression is first converted to
 Postfix form:

$X = (A+B) * (C+D)$	
AB + CD * *	
PUSH A	TOS \leftarrow A
PUSH B	TOS \leftarrow B
ADD	TOS \leftarrow (A+B)
PUSH C	Tos \leftarrow C
PUSH D	Tos \leftarrow D
ADD	Tos \leftarrow (C+D)
MUL	Tos \leftarrow (C+D) * (A+B)
POP	M[X] \leftarrow Tos

$$\text{Ans} \quad X = \frac{(A-B) + C * (D * E - F)}{G + H * K}$$

write for 3, 2, 1, 0.

Stored Program Organisation



To execute any instruction in memory, instruction code = 16 bit

memory address
(Op^n on operand)
op-code
(type of op^n)

perform operation with accumulator &
stores result in accumulator.

If we don't want operand from memory address
then we don't specify memory address
fault in instruction format.

→ If an operation in an instruction code
doesn't need an operand from memory,
rest of the bits in instruction can be
used for the other purposes.

For example, operation such as clear AC, complement AC & increment AC operate on data stored in AC.

Direct and Indirect

Memory.

15	14	12 11	0
I	Op-code	Address.	

$I = 0 \Rightarrow$ direct
 $I = 1 \Rightarrow$ indirect.

35 0 ADD 45+ effective address of operand.
(EA)

65+ operand.
↓
AC

In direct, memory
is referred only
once
while, in indirect
it is referred twice.
↓
1350 operand
↓
AC
EA = 1350

when 2nd part specifies the operand then it is
called immediate.

ADDRESSING MODES

The way the operands are chosen during program execution dependent on the addressing mode of the instruction. The addressing mode specifies a rule for interpreting or modifying the address field of the instruction before the operand is actually referenced.

→ There are 8 modes that need no address field
 i) Implied mode: operands are specified implicitly in the definition of instruction.
 for ex. Instruction complement AD is an implied mode instruction because the operand in accumulator register is implied in the definition of instruction.

ii) Immediate mode: operand is specified in the instruction itself. In immediate mode instruction has an operand field rather than an address field.

52/9/10 → When the address field specifies a processor register, the instruction is said to be in register mode. (operand in processor register)

→ Register indirect mode: instruction specifies a register in the CPU whose content give the address of the operand in memory.

Date: _____
 Page: _____

add : 400
 auto increment
 auto decrement
 $x = x + 1$
 $y = y - 1$

Date: 22/9/10
 Page: _____

→ Auto increment or auto decrement: It is similar to register indirect mode except that the register is incremented or decremented after or before its value is used to access memory.

→ Direct address mode.

EA = address part of instruction.

Indirect address mode.

address field of instruction gives the address where effective address is stored in memory.

→ A few addressing mode require that the address part of instruction is added to the content of a specific register in the CPU.

EA = address part of instruction + content at CPU registers

→ Base register addressing mode (index register, relative addressing mode)

Program counter (PC)
 Index register
 Base register
 Address = PC + index register

PC = 200	Address = 500	Memory
2 word address	Load to AC	Mode
201	Address = 500	
202	Next instruct.	
R1 = 400	399	400
	400	400
Index register	500	800
XR = 100	600	900
	700	325
AC	800	300

Date: 22
Page:

The two word instruction at address 300 and 301 is 'load to AC' instruction with an address field = 500. The first word of instruction specifies the op-code and mode, and 2nd word specifies the address part. AC receives the operand after instruction is executed.

i) Immediate -

$$\text{Operand} = 500$$

$$EA = 201$$

ii) Register mode -

$$\text{Operand} = 400$$

$$EA = x$$

→ auto decrement

$$EA = 399$$

$$Op. = 400$$

iii) Register indirect.

$$\text{Operand} = 700$$

$$EA = 400$$

→ Auto increment.

$$\text{Operand} = 700$$

$$EA = 400$$

iv) Direct address mode.

$$EA = \text{address part of instruction} = 500$$

$$\text{Operand} = 800$$

v) Indirect address mode :

$$EA = 300$$

$$\text{Operand} = 300$$

vi) Relative address mode.

$$EA = 500 + \underbrace{200}_{\text{next instruction}} = 700$$

$$\text{Operand} = 325$$

$$EA = 500 + \underbrace{400}_{\text{content of } R_1} = 600$$

Ques. An instruction is stored at location 300 with its address field at loc. 301. The address field has value 400. A processor register R_1

contains the number 500. Evaluate the EA if the addressing mode of instruction is -

- a) Direct
- b) Relative
- c) Immediate
- d) Register indirect
- e) Index with R_1 as index register.

$$R_1 = 200$$

300	
301	add. = 400
302	next instruct.

a) Direct -

$$EA = 400$$

b) Relative.

$$EA = 400 + 302 = 702$$

c) Immediate

$$EA = 301$$

d) Register indirect -

$$EA = 200$$


e) Index mode

$$EA = 400 + 200 = 600$$

25/5/10

Ques. If two-word instruction is stored in memory at an address designated by the symbol J_w . The address field of instruction stored at $w+1$ is designated by symbol J . The operand used during the execution of J instruction is stored at an address symbolized by R . An index register contains the value x , state how R is calculated from other addresses if the addressing mode of instruction is.

- a) Direct (c) Relative
 b) Indirect (d) Indexed



- a) Direct -
 $EA = y =$
 $Y = y$

- c) Relative.

$$X = y + w + 2$$

- d) Indexed

$$X = 400 + y + x$$

mem.add = 10 bits

Ques: The memory unit of a computer has 256K words. of 32 bits each. The computer has an instruction format with 4 fields - 1) an operation code field, 2) a mode field, (to specify one of 7 addressing modes), 3) a register address field, to specify one of 60 processor registers and a memory address. Specify the instruction format and the number of bits in each field, if the instruction is in one memory word.

memory add = 18 bits.

$$\begin{aligned} \text{mode} &= 3 \text{ bits.} & = 2^3 = 8 \geq 7 \\ \text{register add} &= 6 & = 2^6 = 64 > 60 \\ \text{Op-code} &= 5 \text{ bits} & \text{(remaining)} \end{aligned}$$

Date: 25/9/10
 Page: 2

Date: _____
 Page: _____

3 L (5 bits)	27	26	25	(6 bits)	10 if (10 bits)
Op-code	mode	Reg.add	Mem.add		

32 bits.

Ques: A computer has 32 bit instructions and 12 bit addresses. If there are 256 two-address instructions, how many one-address instructions can be formulated?

$$\begin{aligned} \text{Op-code} &= 2 \text{ bit} & (32-24 = 8) \\ \text{2-address} & \text{address 1} = 12 \text{ bit} \\ \text{address 2} & = 12 \text{ bit.} \end{aligned}$$

$$\text{max Op}^n = 2^8 = 256$$

256 - 2 address instruction.

$$(256 - 256) = 6 \text{ op}^n - 1 \text{ address instruction.}$$

Op code address 1. (12 bit)

$$\begin{aligned} 1 \text{ op-code} &= 2^{12} \\ 2 \text{ op-code} &= 2^{12} \end{aligned}$$

$$\begin{aligned} 6 \text{ op-code} &= 2^{12} \\ \text{Total} &= 6 \times 2^{12} \end{aligned}$$

Two-address instruction	8 bit	12 bit	12 bit
	Op-code	Add. 1	Add. 2

Op-code	address
12	12