




| Output of adder and logic circuit into AC. Hardwired and microprogrammed control property of control logic Por example, DR +AC and AC + DR can be implemented with gates, flip-flops, decadeur executed at same times. Other digital visuait. It has the advantage | îs |
|--|-------------------|
| You example, I AC + DR can be > In Hardwised arganisation, I control logic | is · |
| executed at same times. implemented with gates, flip-flops, decoders other digital vicquits. It has the advantage | <u>ه</u> |
| other digital visuals. It has the advantage | 2 |
| | to at |
| 2+19/10 Computer Instructions. Instruction code that it I can be aptimized to produce a of mode of operation. | ast |
| The basic computer has 3 instruction code made of operation. The basic computer has 3 instruction code and operation. In micros programmed augunisation, the control wiposmation is stored in a central memory. | |
| | |
| 1) Nemory reference instructions. (Of-code=0000110) required sequences of micro-operations. | the j |
| I opcode Address (Syra 10) required sequence of mich-operations. | J. |
| 15-p 1018/2 direct 20 Wifference 6 W Tandwised of muno-program | med. |
| 2) Register-rejerence instructions (op-code-111,11=0) | |
| 11 bit = 1 clear speede 15 12711 to 111=3 register operation 111=3 register Atturbutes. Handwised Micro-Drogram | |
| The following the state of the first without of the following the follow | med. |
| recorded 16 12 11 0 In Property of the Language of the Languag | |
| The of states | |
| op-coder Paco) Elexibility Not flexible to Moue flexible | ess |
| Timing & Contral (Mandwired) | e |
| The Vitining four all registery in basic compoter | nd bet |
| Is countrolled by a master clock generator. 3) Speed. Fast Slow. | PS. |
| the clock julses one applied to all flip- | |
| flops and registers in the system, including 4) Ability to handle Wifficult. Easy. | |
| The Lock Pulses do not Tchange the state of a -tion set | m) |
| register will the register() is enabled by a | |
| control signal. The control dignals are gendrated in 3 Wesign Process. Complicated. Systematic. | |
| | The second second |
| 6) Memory No memory used. (outsal memory | my is |
| | U |







| | HLT \Rightarrow Half SYA \rightarrow SKIP if AC - WE SZA \rightarrow SKIP if Date: $4 \mid 10 \mid 10$ AC = 0 SZE \rightarrow SKIP if ϵ | | | | STA -> store AC. | | | | -15 | |
|--------|--|--------------|-------------------------------|--------------------|--|-------------|---------------------------|----------------|-------------|--|
| | Register | - relevence | Instructions | | lodmpe | decoder. | symbolic desc | white. | | |
| | 1 | 7 | La tank at almos (5 | 10000 | JAND. | Do | AC+ AC | MEART | | |
| 13 | de la | and a second | la distance of contract | | ADD | D, | | + MCAR] E+Coul | - | |
| | 4= DyI'T3 → Register reference Instruction. | | | | LDA | D2 | AC + MEART | | - | |
| | | i), i=0,1, 2 | | \ | STA | D3 | MEAR] + AC | | | |
| | | N 4 5 6 | ar and and man | | BUN | Du | PC+AR | -1 | | |
| 36 3 | 1 | ા: | SC+0 humberson 18 | | BSA | Ds | MEART + PC. P. | C+AR+1 | | |
| | CLA | мв,, : | AC+O | Joseph W. J. J. S. | 15% | De | MCARJ + NEAR]+1 | | | |
| | CLE | чв, | €+0 | | 267 128 | 0 99 | then PC+ | | | |
| | CMA | JIB : | AC-AC' | | resident from | 1 20 12 | | | De | |
| | CME | ₩В: | € ← €' | → | Memory a | yde is | assumed to be a cru cycle | short enough | ١٠٥. | |
| | CIR | ₩В.: | AC+ Shr AC; ACCIS) + E, | | to Ocon | ablete in | a cru cycle | | 9 | |
| | | | E & AC(0) | | | , | J | | - | |
| | ci | ₩В; | AC+ Shi AC; A((0)+E, E+AC(15) | | AND to AC | 3 1 2 1 2 1 | | 3 reside | - | |
| | | | E ← AC(15) | | | | MEARI | Read openand | The same of | |
| | SNC | яβς: | A C - Ac+1 | | Dots | : AC4 | ACT DR, SC+O | AND with AC | 1 | |
| | SPA | ાક,∶ | if (AC (16) =0) then 8C+PC+1 | | 3 | | | | - | |
| | SNA | NB3: | "if (Accis) =1) then Pc+Pc+1 | | ADD to AC | | 1354 MID 4 | 0 1 | - | |
| 414 - | SXA | ₩В,: | if (AC=0) then PC +PC+1 | | | | TARJ | | 2 | |
| | SZE | ₩В,: | If (E = 0) then PC-PC+1 | | DITS: AC + AC+ DR, E + Cour SC+0 | | | | | |
| 1 | HLT | अष्ठ: | Sto (s is a start-stop | | | and the | Add | to Ac and | e | |
| 100 | | ar Y | flip-flop) | | | | | ore canny in E | nd h | |
| 300 50 | and the state of t | | | | | | ditionally) | | 23 | |
| | Memory - reference Instruction. | | | | This instruction transfer the program to the | | | | | |
| | BON 0+ Branch unconditionally | | | | instruction especified by the effective | | | | | |
| - 77 | BSA -> Brunch and save return address. | | | | address. | | | | | |
| + | + The effective address of the instructions is in AR, | | | | 2419 | | | | | |
| | and was placed there during timing signal Tz | | | | BSA (Branch and Same return address) | | | | | |
| | uhen 1=0, or during tining signal 12 Julien | | | | This instruction is useful for branching to a | | | | | |
| | | | | | partion of program colled subroutine Vor frocedure | | | | | |
| -> | I the execution of MR instruction Stant with T4 | | | | When executed, BSA instruction store the | | | | | |
| | no desired | 0 | de un plante à rèco | | address | of next | instruction in | Dequenced | 1 | |
| | | | | | la la | 1 | | | 1 | |

| | Date: Page: | | Date: 41018 Pager | 5 |
|-------------------|---|----------|---|-----------|
| Allelle | avoilable in PC) into a memory Ideation specified by the effective address. The effective address+1 is then transfermed to PC. to seeme as the first instruction in submoutine. MCART - PC, PC - AR+1 memory, PC, AR at time Ty, Memory, Pc after execution | 3) | Sequence of micro-of that will perform the operation. R+M[PC] 2) A AC+AC+TR DR. + DR+AC Not fossible in single clock fulse because 2 AR + PC. PC count fromide address 1R+M[AR] for memory so first transfer to AR. Hen to IR. | |
| | 20 0 BSA 136 20 0 BSA 136 PC=21 Next instruction 21 Next instruction | | DR + TR Add of nust be done AC + AC+DR with DR. | ال کن. |
| Imarios 20 Min | AR=185 136 Subsoutine PC=186 Subsoutine | 3) | DR 4 AC, AC + DR. AC + AC+DR. DR 4 AC, AC + DR. (chapter - 7) | - Thurst |
| laus. | T BON 135 \$ BON 135 | → | MICRO-PROGRAMMED Control UNIT The control function that specifies a micro-apr is a bicary variable it is in I binary state | العمار و |
| | MEART - MEART +), if MEART+1=0 then PC - PC+1 (numbers (memory content) is signed number, -5-1 | → | Contral unit initiates the series of sequential | rd led |
| Jus. | Explain why each of the following mino-op" cen't be executed during a smale clock | + | time (certain nivo-of" are to be initated while athers remain idle. The control variable at any given time (on be suppresented by a string of is and os is called a control word. | m) |
| | Pulse in the system O specify the | | | |

