{"payload":{"header_redesign_enabled":false,"results":[{"id":"23511551","archived":false,"color":"#adb2cb","followers":0,"has_funding_file":false,"hl_name":"RaghavRamesh/CG3207","hl_trunc_description":"Lab portion of module CG3207 - Computer Architecture","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":23511551,"name":"CG3207","owner_id":3881243,"owner_login":"RaghavRamesh","updated_at":"2014-11-15T09:43:09.959Z","has_issues":true}},"sponsorable":false,"topics":["vhdl"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":60,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ARaghavRamesh%252FCG3207%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/RaghavRamesh/CG3207/star":{"post":"xixlcXuHTYcO-TWGDgCZCkyTZ7jjaRUxVyAfuAa4XHkqVnbMX59FYyTVgE_nGSowgHLtgtj5RO12rxlV8MEa2g"},"/RaghavRamesh/CG3207/unstar":{"post":"ztogUnKqaABT63LyUhS2u08r0wT4w6saxvF62uwU9mdIzUPMs0IJ81BwMBjgEvVpwIpFs5F23JE6Kih_oVW4xg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"iUi1Pt3y1AQaZzIUjFsr42I0ZrG0Ul4a0K3IF7Q2nWiNaX8522th9kV5ouJE0aip385ExrTFkgK_Wd1qtKiFYw"}}},"title":"Repository search results"}