Experiment 6: Music

Raghav Singhal, 19D070049
EE-214, WEL, IIT Bombay
April 1, 2021

Overview of the experiment:

The purpose of the experiment was to design a circuit with the following specification:
The circuit played notes in a particular sequence, as is done in music. The different notes were generated using the entity designed in the last experiment, while an FSM was used to automate the sequential order and duration of the notes. A switch is used as reset.

I first designed a logic circuit and drew a schematic to meet the specifications. This was followed by describing the logic circuit in behavioural VHDL, and simulating the circuit using the test-bench to confirm its correct functioning. The circuit was then mapped to the Krypton Board, interfaced with the speaker, and the music was played.

This report will outline the design ideology and results in the following order:

- Approach used to meet the specifications
- Design implementation in VHDL (including snaps of code of the main logic components)
- RTL simulation
- Mapping on the Krypton Board
- Observations

Approach to the experiment:

Notes Table:



NOTES TABLE:

Note	Pa	Pa	Dha	Pa	Ma	Ga	Ma	Ma	Pa	Ma	Ga	Re
Duration	0.5	0.5	0.25	0.25	0.25	0.25	0.5	0.5	0.25	0.25	0.25	0.25
Count	1,2	3,4	5	6	7	8	9,10	11,12	13	14	15	16

Note	Ga	Ga	Ma	Ga	Re	Sa	Ni	Re	Sa	Sa	Silent	Silent
Duration	0.5	0.5	0.25	0.25	0.25	0.25	0.5	0.5	0.25	0.25	0.25	0.25
Count	17,18	19,20	21	22	23	24	25,26	27,28	29	30	31	32

State Table:



STATE TABLE

	Present State	Count	Next State	Output (to tone Generator)
		29	Sa	
1	Sa	24	Ni	1000 0000
		30	Silent	
		23,28	Sa	
2	Re	27	Re	0100 0000
		16	Ga	
		15,22	Re	
3	Ga	17,18,19	Ga	0010 0000
		8,20	Ma	
	[illegible]	7,14,21	Ga	
4	Ma	9,10,11	Ma	0001 0000
		12	Pa	
		6,13	Ma	
5	Pa	1,2,3	Pa	0000 1000
		4	Dha	
6	Dha	5	Pa	0000 0100
	[illegible]	26	Re	
7	Ni	25	Ni	0000 0010
		31	Silent	
8	Silent	0,32	Pa	0000 0001

State Transition Diagram:



Design document and VHDL code if relevant:

VHDL code for music.vhdl:

```
 1  LIBRARY IEEE;
 2  USE IEEE.STD_LOGIC_1164.ALL;
 3
 4  entity music is
 5  port (toneOut : out std_logic;
 6     clk_50, resetn : in std_logic;
 7     LED : out std_logic_vector(7 downto 0));
 8  end entity music;
 9
10  architecture fsm of music is
11  -- Fill all the states
12  ------------------Code here--------------------------
13  -- Declare state types here
14     type state_type is (sa, re, ga, ma, pa, dha, ni, silent);
15
16  -- Declare all necessary signals here
17     signal y_present : state_type := silent;
18     signal switch : std_logic_vector(7 downto 0);
19     signal count: integer := 0;
20     signal clk_music: std_logic;
21
22  -- Take the toneGenerator component
23     component toneGenerator is
24     port (toneOut : out std_logic; --this pin will give your notes output
25           clk : in std_logic;
26           LED : out std_logic_vector(7 downto 0);
27           switch : in std_logic_vector(7 downto 0));
28     end component toneGenerator;
29
30  begin
31
32     process(clk_50, clk_music, resetn)  -- Fill sensitivity list
33     variable y_next_var : state_type;
34     variable n_count : integer := 0;
35     variable timecounter : integer range 0 to 1E8 := 0;
36     variable clk_c : std_logic := '1';
37
38     begin
39
40        y_next_var := y_present;
```

```
41          n_count := count;
42
43          --switch positions sa,re,ga,ma,pa,dha,ni,null
44          --led positions sa,re,ga,ma,pa,dha,ni
45
46          case y_present is
47
48             WHEN sa => --sa state
49                if (count = 29) then
50                   y_next_var := sa;
51                elsif (count = 30) then
52                   y_next_var := silent;
53                elsif (count = 24) then
54                   y_next_var := ni;
55                end if;
56                switch <= (0 => '1', others => '0');
57
58             WHEN re =>  --re state
59                if ((count = 23) or (count = 28)) then
60                   y_next_var := sa;
61                elsif (count = 27) then
62                   y_next_var := re;
63                elsif (count = 16) then
64                   y_next_var := ga;
65                end if;
66                switch <= (1 => '1', others => '0');
67
68             WHEN ga =>  --ga state
69                if ((count = 15) or (count = 22)) then
70                   y_next_var := re;
71                elsif ((count = 17) or (count = 18) or (count = 19)) then
72                   y_next_var := ga;
73                elsif ((count = 8) or (count = 20)) then
74                   y_next_var := ma;
75                end if;
76                switch <= (2 => '1', others => '0');
77
78             WHEN ma =>  --ma state
79                if ((count = 7) or (count = 14) or (count = 21)) then
80                   y_next_var := ga;
81                elsif ((count = 9) or (count = 10) or (count = 11)) then
82                   y_next_var := ma;
83                elsif (count = 12) then
84                   y_next_var := pa;
85                end if;
86                switch <= (3 => '1', others => '0');
87
88             WHEN pa =>  --pa state
89                if ((count = 6) or (count = 13)) then
90                   y_next_var := ma;
91                elsif ((count = 1) or (count = 2) or (count = 3)) then
92                   y_next_var := pa;
93                elsif (count = 4) then
94                   y_next_var := dha;
95                end if;
96                switch <= (4 => '1', others => '0');
97
98             WHEN dha => --pa state
99                if (count = 5) then
100                  y_next_var := pa;
101               end if;
102               switch <= (5 => '1', others => '0');
103
104            WHEN ni =>  --ni state
105               if(count = 26) then
106                  y_next_var := re;
107               elsif (count = 25) then
108                  y_next_var := ni;
109               end if;
110               switch <= (6 => '1', others => '0');
111
112            WHEN silent => --silent state
113               if (count = 31) then
114                  y_next_var := silent;
115               elsif ((count = 32) or (count = 0)) then
116                  y_next_var := pa;
117               end if;
118               switch <= (7 => '1', others => '0');
119
120            WHEN others =>
```

```
            y_next_var := Silent;
            switch <= (7 => '1', others => '0');

      END CASE ;

--    generate 4Hz clock (0.25s time period) from 50MHz clock (clock_music)
      if (clk_50 = '1' and clk_50' event) then
            if timecounter = 6250000 then -- The cycles in which clk is 1 or 0
               timecounter := 1;       -- When it reaches max count i.e. 25x10^6 (half a second) it will be 0 again
               clk_c := not clk_c;     -- this variable will toggle
            else
               timecounter := timecounter + 1;  -- Counter will be incremented till it reaches max count
         end if;
      end if;
      clk_music <= clk_c;

--    state transition
      if (clk_music = '1' and clk_music' event) then
         if (resetn = '1') then
            y_present <= Silent;
            count <= 0;

         else
            y_present <= y_next_var;
            if (count = 32) then
               count <= 0;
            else
               count <= count + 1;
            end if;
         end if;
      end if;
   end process;

   -- instantiate the component of toneGenerator
   tone_gen: toneGenerator port map (toneOut, clk_50, LED, switch);
end fsm;
```

State Machine Viewer:



DUT Input/Output Format:

Not needed for this experiment.

RTL Simulation:



Gate-level Simulation:

Not needed for this experiment.

Krypton board:

Screenshot of Pin Planning:

Node Name	Direction	Location	I/O Bank	tter Locatic	'O Standar	Reserved	rent Stren	fferential P	ct Preserva
clk_50	Input	PIN_89	3	PIN_89	3.3-...VTTL		16mA...ult)		
LED[7]	Output	PIN_49	4	PIN_49	3.3-...VTTL		16mA...ult)		
LED[6]	Output	PIN_50	4	PIN_50	3.3-...VTTL		16mA...ult)		
LED[5]	Output	PIN_51	4	PIN_51	3.3-...VTTL		16mA...ult)		
LED[4]	Output	PIN_52	4	PIN_52	3.3-...VTTL		16mA...ult)		
LED[3]	Output	PIN_53	4	PIN_53	3.3-...VTTL		16mA...ult)		
LED[2]	Output	PIN_55	4	PIN_55	3.3-...VTTL		16mA...ult)		
LED[1]	Output	PIN_57	4	PIN_57	3.3-...VTTL		16mA...ult)		
LED[0]	Output	PIN_58	4	PIN_58	3.3-...VTTL		16mA...ult)		
resetn	Input	PIN_48	4	PIN_48	3.3-...VTTL		16mA...ult)		
toneOut	Output	PIN_1	1	PIN_1	3.3-...VTTL		16mA...ult)		

Observations:

The RTL simulation gave a correct result. After mapping the circuit to the Krypton Board, the music played was also as expected, demonstrating the correctness of the design.

References:

Lectures and Tutorials by the EE 214 team
Lectures by Prof. M.P. Desai