## Computer Systems Organization (CS2.201)


Y86-64: INSTRUCTION SET ARCHITECTURE

Deepak Gangadharan Computer Systems Group (CSG), IIIT Hyderabad

Slide Contents: Based on materials from text books and other public sources

## Y86-64 Processor State

	RF: Program registers			CC: Condition
%rax	%rsp	%r8	%r12	codes
%rcx	%rbp	%r9	%r13	ZF SF C
%rdx	%rsi	%r10	%r14	PC
%rbx	%rdi	%r11		




- Program Registers
  - 15 registers (omit %r15). Each 64 bits
- Condition Codes
  - Single-bit flags set by arithmetic or logical instructions
    - ZF: Zero SF:Negative
- Program Counter
  - Indicates address of next instruction
- Program Status
  - Indicates either normal operation or some error condition
- Memory
  - Byte-addressable storage array
  - Words stored in little-endian byte order

OF: Overflow

#### Y86-64 Instructions


- Subset of x86-64 instruction set
  - includes only 8-byte integer operations
  - fewer addressing modes (second index register and scaling not supported)
  - No transfer of immediate data to memory
  - smaller set of operations





#### Y86-64 Instructions

#### **Format**

- 1–10 bytes of information read from memory
  - Can determine instruction length from first byte
  - Not as many instruction types, and simpler encoding than with x86-64
- Each accesses and modifies some part(s) of the program state







# **Encoding Registers**

Each register has 4-bit ID

%rax	0
%rcx	1
%rdx	2
%rbx	3
%rsp	4
%rbp	5
%rsi	6
%rdi	7

%r8	8
%r9	9
%r10	А
%r11	В
%r12	С
%r13	D
%r14	E
No Register	F


Same encoding as in x86-64

Register ID 15 ( $0 \times F$ ) indicates "no register"

• Will use this in our hardware design in multiple places


## Instruction Example

#### Addition Instruction




- Add value in register rA to that in register rB
  - Store result in register rB
  - Note that Y86-64 only allows addition to be applied to register data
- Set condition codes based on result
- e.g., addq %rax, %rsi Encoding: 60 06
- Two-byte encoding
  - First indicates instruction type
  - Second gives source and destination registers

# Arithmetic and Logical Operations



- Refer to generically as "OPq"
- Encodings differ only by "function code"
  - Low-order 4 bits in first instruction word
- Set condition codes as side effect

## Move Operations




- Like the x86-64 movq instruction
- Simpler format for memory addresses
- Give different names to keep them distinct

## Move Instruction Examples

```
X86-64
                             Y86-64
movq $0xabcd, %rdx
                             irmovq $0xabcd, %rdx
                           30 F2 cd ab 00 00 00 00 00 00
                Encoding:
movq %rsp, %rbx
                             rrmovq %rsp, %rbx
                           20 43
                Encoding:
movq -12(%rbp),%rcx
                            mrmovq -12(%rbp),%rcx
                              50 15 f4 ff ff ff ff ff ff
                Encoding:
movq %rsi,0x41c(%rsp)
                             rmmovq %rsi, 0x41c(%rsp)
                              40 64 1c 04 00 00 00 00 00 00
                Encoding:
```

## Conditional Move Instructions



- Refer to generically as "cmovXX"
- Encodings differ only by "function code"
- Based on values of condition codes
- Variants of rrmovq instruction
  - (Conditionally) copy value from source to destination register

# Jump Instructions

#### Jump (Conditionally)




- Refer to generically as "jXX"
- Encodings differ only by "function code" fn
- Based on values of condition codes
- Same as x86-64 counterparts
- Encode full destination address
  - Unlike PC-relative addressing seen in x86-64

# Jump Instructions

Jump Uncondit	cionally		
jmp <b>Dest</b>	7 0	Dest	
Jump When Less or Equal			
jle <b>Dest</b>	7 1	Dest	
Jump When Le	SS		
jl Dest	7 2	Dest	
Jump When Eq	ual		
je <b>Dest</b>	7 3	Dest	
Jump When No	ot Equal		
jne <b>Dest</b>	7 4	Dest	
Jump When Gr	eater or Equal		
jge <mark>Dest</mark>	7 5	Dest	
Jump When Greater			
jg <b>Dest</b>	7 6	Dest	

## Y86-64 Program Stack



- Region of memory holding program data
- Used in Y86-64 (and x86-64) for supporting procedure calls
- Stack top indicated by %rsp
  - Address of top stack element
- Stack grows toward lower addresses
  - Top element is at highest address in the stack
  - When pushing, must first decrement stack pointer
  - After popping, increment stack pointer

## Stack Operations



- Decrement %rsp by 8
- Store word from rA to memory at %rsp
- Like x86-64



- Read word from memory at %rsp
- Save in rA
- Increment %rsp by 8
- Like x86-64

## Subroutine Call and Return



- Push address of next instruction onto stack
- Start executing instructions at Dest
- Like x86-64

ret 9 0

- Pop value from stack
- Use as address for next instruction
- Like x86-64

### Miscellaneous Instructions



Don't do anything



- Stop executing instructions
- x86-64 has comparable instruction, but can't execute it in user mode
- We will use it to stop the simulator
- Encoding ensures that program hitting memory initialized to zero will halt

## Status Conditions

Mnemonic	Code	
AOK	1	

Normal operation

Mnemonic	Code	
HLT	2	

Halt instruction encountered

Mnemonic Code
ADR 3

Bad address (either instruction or data) encountered

Mnemonic Code
INS 4

Invalid instruction encountered

#### **Desired Behavior**

- If AOK, keep going
- Otherwise, stop program execution

# Y86-64 program

```
long sum(long *start, long count)

long sum = 0;

while (count) {
    sum += *start;
    start++;
    count--;
}

return sum;
}
```

```
x86-64 code
```

```
long sum(long *start, long count)
     start in %rdi, count in %rsi
     sum:
       movl
                $0, %eax
                                  sum = 0
                .L2
       jmp
                                  Goto test
      .L3:
                                loop:
                (%rdi), %rax
       addq
                                  Add *start to sum
                $8, %rdi
       addq
                                  start++
                $1, %rsi
       subq
                                  count--
      .L2:
                                test:
                %rsi, %rsi
       testq
                                  Test sum
10
       jne
                .L3
                                 If !=0, goto loop
11
       rep; ret
                                  Return
```

#### Y86-64 code

```
long sum(long *start, long count)
     start in %rdi, count in %rsi
     sum:
       irmovq $8,%r8
                                Constant 8
       irmovq $1,%r9
                                Constant 1
       xorq %rax,%rax
                                sum = 0
       andq %rsi,%rsi
                                Set CC
       jmp
                test
                                Goto test
     loop:
       mrmovq (%rdi),%r10
                                Get *start
       addq %r10,%rax
 9
                                Add to sum
       addq %r8,%rdi
10
                                start++
       subq %r9,%rsi
                                count -- . Set CC
11
12
     test:
13
                                Stop when 0
       jne
              loop
14
       ret
                                Return
```

## Summary

#### Y86-64 Instruction Set Architecture

- Similar state and instructions as x86-64
- Simpler encodings
- Somewhere between CISC and RISC

#### How Important is ISA Design?

- Less now than before
  - With enough hardware, can make almost anything go fast

Thank You!