DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS RING SPECIFICATION DATE 22 PORCH 78	FIELD INSTALLATION AND ACCEPTANCE PROCEDURE	DESCRIPTION CHG NO ORIG DATE APPD BY DATE	00001 A.TSHUDY 4.78 7.24 5	CHANGE MLØØZ PSARONE R 12-78 TEL 18 LE 18	A APPD SIZE CODE NUMBER REV
DIGITAL ENCINEERING SPEC	TITLE KTBA FIELD	REV	A ECO	The Government contract confidential properties in the design, production of the Copyright (0/972) Delist Equipment Contraction The Government contract confident properties to the Copyright Copyr	ENG APPD

N SHEET			r A that	th and the	
ENGINEEDING SPECIFICATION	INSTALLATION AND ACCEPTANCE PROCEI	 KT8-EX - this option is required any time the memories are located is two seperate boxes (BA8C's) If required as part of an add-on, both the KT8-AB and KT8-EX must be ordered as seperate line items. 	III Installation Before proceding with your installation refer to Appendix and B to familarize yourself with the rules and configuration example (most represents your particular installation.	1. Install all memory in the system, refer to congiguration guide (appendix B). 2. Install the KT8-AB in any vacant OMNIBUS slot with an "E" connector. 3. If the system is comprised of two (2) BA8C boxes a memory will be located in each box than install the memory will be located in each box than install the memory will be located in each box than install the M982B, terminator module, in any available "E" connector of the box not containing the KT8-A (M8416). Now connect the cable (78-11411-13) between the two berg connectors of the M8416 and M982B.	

ENGINEERING SPECIFICATION MEMORY CONTINUATION SHEET	
TITLE KTBA FIELD INSTALLATION AND ACCEPTANCE PROCEDURE	
I General	
This document will define the hardware requirements and tests to be preformed to: 41) install, 42) configure and 43) accept a KT8-AA system or KT8-AB add-on to an existing system.	
Because the KTB-A Memory Management options has several possible hardware configurations, the Bardware Rules/Restrictions (appendix A), General Configuration Guide (appendix B) and Configuration Examples (appendix C) should be referenced before installing this option.	
A. If the KT8-AA was shipped as part of a system, refer only to the Acceptance procedure.	
B. If the KT8-AB is an add-on installation to upgrade an existing system, then refer to the Installation and Acceptance Procedures.	
II Bardware	
This section defines the required hardware to install and accept a KTB-A and also defines the three hardware designations of the KTB-A option.	
A. The KT can be installed and accepted on any 8A/428 or 628 machine.	
B. The KC8A Programmer's Console is not required, as the KT diagnostics have a console package.	
C. Program loading media is via: Paper tape, Ploppy, or RK65.	
D. The Three designations of the KT are as follows:	
 KTBA-A - the KT Memory Management option shipped as part of a system configured by a DEC Manufacturing facility. 	
ade an 8A/428 Bor YC) is	
SIZE CODE NUMBER R	ωğ
	١

Load and run the ETG-a Memory Densyment Comprovator, Maindec 88-DJKTA-A, for five min. with BO errors.

Load and run the Extended Address Test Maindec 68-DBKMC-C, for one pass with NO errors.

Load and run the Extended Hemory Data and Checkerboard Test, Maindec #3-DHKMA-D, for one pass with NO errors.

4. To insure system integrity, load and build a DEC/X8 program using version 2, which will exercise up to 128K of memory. It is important that the program is build using the latest DEC/X8 modules.

NOTE: Reference should be made to the latest write-up for DEC/X8 (version 2) as further parameters must be inputted to support break devices.

SIZE CODE DEC FORM NC EN-01022-16-N370-(381)

RE BB

NUMBER KTBA-3 SHEET 4

											·		terdeletas es	PP & Journal
1:													şa	4'
CONTINUATION SHEET	DURE			C box '20 slot	ing any #16K or 32K	MR8F memories m.	ories (16K), #7, refer to	type memories (16Kor 32K switch configuration.	of a KT8-A	ps are required 117YB or YC) d Timeshare ion in table 3.	ble with the		NUMBER KTBA-3	SHI
	EPTANCE PROCEDURE	4	RULES/RESTRICTIONS	using a BA8C	only be configured using a table to the state of the stat	s, MM8EJ and MR a KT8A system.	MM8AB core memories (16P per ECO MM8AB #7, refer	f MS8C type memo 2 for switch co	used as part	3/or Bootstra a KM8-AC (M83 Extension an	ıre incompata		SIZE CODE	
ENGINEERING SPECIFICATION	KTBA FIELD INSTALLATION AND ACCEPTANCE	APPENDIX	HARDWARE RULES/RI	Any CMNIBUS CPU (KK8A or KK8F) box) is acceptable.	The KT8-A system can combination of MM8AB MOS) memories.	NOTE: MM8AA, MR8A, MS8A, MM8E, cannot be used to configured a	If the system is made up of MN then they must be modified petable 1 for instructions.	If the system is made up o MOS), them refer to table	The PDP/8E chassis cannot be system.	If Power Fail/Auto Restart and/or Bootstraps are required as part of the system, then a KM8-AC (M8317YB or YC) must be used with the Memory Extension and Timeshare option disabled via the jumper configuration in table 3.	NOTE: The M8317 and M8317YA are incompatable with the KT8A system.			NO EM-01022-16-N370-(381)
ENGI	TITLE P			;			e.	4	۶.	•		•		C FORM NO

EEI		•									REV
CONTINUATION SHEET	URE	CB SETTING SET TO "OF '	RS ON	51-2	51-4	51-6	51-8	2 MEMORY			NUMBER KTBA-3
Transition of the last of the	EPTANCE PROCED	NEWORY SWIT	ALL OTHERS	Sl-l and	S1-3 and	S1-5 and	S1-7 and	TON TO DISABLE TIMESHARE			SIZE CODE
Jr ECIFICATION	INSTALLATION AND ACCEPTANCE PROCEDURE	2B MS8-CB 31R MOS	FIELD I	8-7 +8-32K)	8-7 (32-64K)	0-7 (64-96K)	0-7 (96-128)	JUMPER CONFIGURATION TO DISABLE MEMORY EXTENSION AND TIMESHARE	JUMPERS	W1 OUT W2 IN W4 IN	
ENGINEERING .	TITLE KTBA FIELD IN	TABLE	BANK I	6	1 0	2 0	Б	TABLE 3			

S S S S S S S S S S S S S S S S S S S	ENG	ENGINEERING	SING		ECIF	SPECIFICATION	0 N		Schmitte		CONTINU	CONTINUATION SHEET	ET
TABLE 1 MM8-AB 16K CORE MEMORY CONNECTIONS I FIELD I WIRE 1 JUHPER 8-3 18-16K) AB1 to EB2 2-4, 3-4 in 8-3 132-48) AB1 to ED2 2-4, 3-4 in 8-3 132-48) AB1 to ED2 2-4, 3-4 in 8-3 164-88) AB1 to ED2 2-4, 3-4 in 8-3 196-112) AB1 to EB2 1-3, 3-4 in 4-7 148-64) AB1 to EB2 2-4, 3-4 in 4-7 148-64) AB1 to EB2 2-4, 3-4 in 4-7 148-65) AB1 to EB2 2-4, 3-4 in 4-7 148-65) AB1 to EB2 2-4, 3-4 in 4-7 148-65) AB1 to EB2 2-4, 3-4 in 8-3 196-112) AB1 to EB2 2-4, 3-4 in 4-7 112-128) AB1 to EB2 1-3, 3-4 in 4-7 1112-128) AB1 to EB2 1-3, 3-4 in 4-7 112-128 AB1 to EB2 1-3, 3-4 in 4-7 112-	TITLE	KTBA		1 1	STALI	ATION			PTANCE		DURE		
TABLE 1 MM8-AB 16K CORE MEMORY CONNECTIONS I FIELD I WIRE 1 JUMPER 8-3 (8-16K) AB1 to EB2 2-4, 3-4 in 4-7 (16-32) AB1 to EB2 1-3, 3-4 in 4-7 (48-64) AB1 to EB2 2-4, 3-4 in 8-3 (64-88) AB1 to EB2 2-4, 3-4 in 8-3 (64-88) AB1 to EB2 2-4, 3-4 in 4-7 (48-64) AB1 to EB2 1-3, 3-4 in 4-7 (48-64) AB1 to EB2 2-4, 3-4 in 4-7 (48-64) AB1 to EB2 2-4, 3-4 in 8-3 (64-88) AB1 to EB2 1-3, 3-4 in 4-7 (112-128) AB1 to EB2 2-4, 3-4 in 8-3 (64-88) AB1 to EB2 1-3, 3-4 in 4-7 (112-128) AB1 to EB2 1-3, 4 in 4-7 (112-12													
#EMORY 1 FIELD I WIRE 1 JUMPER 8-3 (8-16K) AB1 to EB2 1-3, 3-4 in 4-7 (16-32) AB1 to EB2 1-3, 3-4 in 4-7 (48-64) AB1 to EL2 1-3, 3-4 in 4-7 (48-64) AB1 to EL2 1-3, 3-4 in 4-7 (48-64) AB1 to EL2 1-3, 3-4 in 4-7 (88-56) AB1 to EL2 1-3, 3-4 in 4-7 (88-56) AB1 to EL2 1-3, 3-4 in 4-7 (88-56) AB1 to EL2 1-3, 3-4 in 4-7 (112-128) AB1 to ER2 2-4, 3-4 in 4-7 (112-128) AB1 to ER2 1-3, 4 in 4-7 (112-128) AB1 to ER2 1-3, 4 in 4-7 (112-128) AB1 to ER2 1-3, 4 in 4-7 (112-128) AB1 to ER2 1-4 in 4-7 (112-1			£	BLE					MEMORY	CONNE	CTIONS		
# FIELD I WIRE 1 JUMPER # -3 (# -16K) AB1 to EB2			MEMOR	ž		: !			0	NNECTI		† † † † †	
### 4-7 (16-32) ### 10 EB2 ### 3-4 in #### 3-4 in ##### 3-4 in ####################################	1 1	: :		TELE		н	3	9			JUMPER		H
## 4-7 (16-32) ABI to EB2 2-4, 3-4 in 4-7 (48-64) ABI to ED2 2-4, 3-4 in 4-7 (48-64) ABI to ED2 2-4, 3-4 in 4-7 (48-64) ABI to EL2 1-3, 3-4 in 4-7 (48-64) ABI to EL2 1-3, 3-4 in 4-7 (48-64) ABI to ER2 1-3, 3-4 in 4-7 (112-128) ABI to ER2 2-4, 3-4 in 4-7 (112-128) SI-2 8-3 (9-16K) SI-2 8-3 (9-16K) SI-6 8-3 (96-112) SI-6 8-3 (96-112) SI-8 ATTORNS SI-8 A	6		е	10-16	(X)	AB		EB2		- 1	3, 3-4	in	
## 132-48) ## 10 ED2 ## 1-7 148-64) ## 10 ED2 ## 2-4, 3-4 in ##				116-3	(2)	AB		EB2		2	, 3-4	in	
## 4-7 ##8-64) ABI to ED2	-			132-4	(8)	AB		ED2		-1	٠ ٦-	in	
### ### ### ### ### ### ### ### ### ##				148-6	(+)	AB		ED2		7-	m	in	
### 4-7 (188-96) ABI to EL2 2-4, 3-4 in 4-7 (112-128) ABI to ER2 1-3, 3-4 in 4-7 (112-128) ABI to ER2 2-4, 3-4 in 4-7 (112-128) ABI to ER2 2-4, 3-4 in 4-7 (112-128) ABI to ER2 2-4, 3-4 in EMBORY SWITCH SETTINGS ###################################	7			164-8	(0)	AB		EL2		-1	, 3-	in	
### ### ##############################				5-88	(9)	AB		EL2		2-	e.	in	
### 4-7 (112-128) AB1 to ER2	m			(96-1	(11)	AB		ER2		-1		in	
TABLE 2A MS8-CA 16K MOS MEMORY SWITCH SETTINGS MEMORY I SWITCHES SET TC "OPP" NK I FIELD I ALL OTHERS "ON" 8-3 (8-16K) S1-1 4-7 (16-32K) S1-2 8-3 (8-16K) S1-2 4-7 (16-12) S1-6 8-3 (96-112) S1-6 8-3 (96-112) S1-7 4-7 (112-128) S1-8 A SPEET 6 SHEET 6				(112-	-128)	AB		ER2		2-	- B ,	in	
NK I FIELD I ALL OTHERS "ON" 8-3 (8-16K) S1-2 4-7 (16-32K) S1-2 8-3 (4-16K) S1-3 4-7 (18-64K) S1-3 8-3 (4-86K) S1-5 4-7 (18-96K) S1-6 8-3 (96-112) S1-7 4-7 (112-128) S1-8 8-3 (96-112) S1-7 8-4-7 (112-128) S1-8 8-4-7 (112-128) S1-8 8-4-7 (112-128) S1-8 8-5 (CODE NUMBER STREAT 6 STRE							1		!				
## I FIELD I ALL OTHERS "ON" ## 16-32K) ## 212-48K) ## 3132-48K) ## 4-7 ## 64K) ## 64-88K) ## 64	ı		MEMOR	ž		1			SWITC		J.	. dd	
### 19 10 10 10 10 10 10 10	н	BANK			FIE	9	7-1		ALL		- 1	!	į
## 132-48K) ## 148-64K) ## 148-64K) ## 164-88K) ## 188-96K) ## 188-96K) ## 188-96K) ## 188-96K) ## 188-96K) ## 189-96K) ## 18		•		6-3	(8-1)	5K) 32K)			SI	1 1			
6-3 (96-112) S1-5 4-7 (112-128) S1-6 4-7 (112-128) S1-7 4-7 (112-128) S1-8 5-8 5-8 5-8 5-8 5-8 5-8 5-8 5-8 5-8 5		7		8-3 4-7	132-1	18K) 54K)			51	U 4			
6-3 (96-112) 51-8 4-7 (112-128) 51-8 51-8 51-7 51-7 51-7 51-7 51-7 51-7 51-7 51-7		8		8-3 4-7	164-	30K)			51.				
SIZE CODE NUMBER A SP KTBA-3 EM010223-16-M370(381) SHEET 6		٣		6-3	(96-) (112-	(12) -128)			SI	L 8			
SIZE CODE NUMBER A SP KTBA-3 EM01022-16-N370-(181) SHEET 6			İ										
EN-01022-16-N370-(381) SHEET 6									_	CODE	₽¥	MBER 3A-3	P.E.
	C FORW		31022-16-	N370(3	:						SHEET	4	0F 12

ENGINEERING SPECIFICATION ELEMENT CONTILLE KTEA FIELD INSTALLATION AND ACCEPTANCE PROCEDURE APPENDIX 8
NCE PRO

All memories must be physically located in the OMNIBUS where an "E" connector is present.

General Configuration Fules

- Remembering the above rule, place the memories as far away as posible from the CPU. 2.
- Direct Memory Address interfaces can only be located between the CPU and the first memory element. With one exception, in a two box system #2 BASC's) where memory is located in both boxes a DMA interface may be located in any vacant slot of the box containing the CPU. ë.
 - Programmed 1/O interfaces may be located in any vacant slot of the system.
- When memories are located in two BABC chassis then the RT8-EX option must be used to extend the memory management option bank bits. The M9920 terminator card must be located in an "E" connector of the BABC not containing the M8416. The 78-11411-1J cable is then connected between the M9020 and the M8416.

REV BB NUMBER KT8A-3 SHEET 8 SIZE CODE A SP DEC FORM NO EN-01022-16-N370-(381) DRA 108


TERRAME.			92.4.3	-		STATE OF THE STATE	, K. 37	AND	- T	na Caraca			TURNEY	ESP AND DESCRIPTION OF STREET			
ENGINEERING SPECIFICATION ETC. CONTINUATION SHEET	APPENDIX C	Configration Examples	Because the KT8-A is limited to use in the BA8C chassis (20 slot box) there are only four possible configurations.	 The entire system located in one BASC with a KKSA CPU as shown below. 	£ C		N 0 C 80 8	. SIZE CODE NUMBER REV	A SP KTBA-3 Mt SHEET 9 OF	ENGINEERING SPECIFICATION ETT CONTINUATION SHEET	TITLE KTBA FIELD INSTALLATION AND ACCEPTANCE PROCEDURE	 The KT8-A system made up of two BA8C boxes with the KK8P CPU in one bix and all the memory located in the other box as shown below. 	SLOT OPTION DEPINITION	1 KKBF TERMINATOR, M8320 2 ANY I/O INTERFACE 3 ANY I/O INTERFACE 4 KT8-A MCMORY MANAGEMENT OPTION (M8416) 5 KENORY MEMORY CONFIGURED FROM THIS POINT TOWARD THE CPU 6 8	9 10 11 LAST POSSIBLE MEMORY IN THIS CONFIGURATION 12 ANY DMA OR 1/O INTERFACES 13 14	15 17 18 19 20 BC688-3 OMNIBUS EXPANDER CABLES	Carrier Courses C-acada


ENGINEERIN	TITLE KT8A FIE	H	vi		11 12 12 12 13 14 15 15 15 15 15 15 15 15 15 15 15 15 15	1112	1 BCØ8H 2 DKCBA 3 XM8-A 4 KT8-A 5 MEMOR	0 - 8 9 1 1 1 1 1 1 9 8 7 6 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	17
VION CONTINUATION SHEET	N AND ACCEPTANCE PROCEDURE	de up of two BA8C boxes with the KK8F box and all the memory located in box as shown below.	(TOP BACC)	TOR, M8320 INTERFACE INTERFACE MANACFMENT OPTION (M8416) CONFIGURED FROM THIS POINT TOWARD THE CPU	LAST POSSIBLE MEMORY IN THIS CONFIGURATION ANY DMA OR 1/0 INTERFACES	EXPANDSR CABLES	HEOTTOM BABC) S EXPANDER CABLES ONE (M8316), IF REQUIRED TWO (M8317YB OF YC), IF REQUIRED		MA AND I/O INTERFACES CONFIGURED FROM THIS POTAT TOWARD MEMORY
3 SPECIFICATION	D INSTALLATION	KT8-A system made u CPU in one by the other box	NITION	TERMINA ANY I/O ANY I/O MCMORY MEMORY	LAST POSSIB ANY DMA OR	OMNIBUS	OKNIBU OPTION OPTION		DMA AND I/
GINEERING	E KTBA FIELD	3. The KT8	SLOT OPTION	1 KKBF 2 2 3 KTB-A 4 KERORY 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	20 H V W 4 W	16 17 18 20 BC08H-3	1 BC08H-3 2 DKC8A 3 KM8-i.C	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	


SPECIFICATION INSTITUTE CONTINUATION SHEET	ALLATION AND ACCEPTANCE PROCEDURE	entire system located in one BASC with a KKSF CPU as shown below.	EFFINITION ERMINATOR, M8320 FINDA ONE (M8310, IF REQUIRED FILON ONE 488317YB OYC), IF REQUIRED EMORY CONFIGURED FROM THIS POINT TOWARD CPU MA AND I/O INTERFACES CONFIGURED FROM THIS POINT TOWARD MEMORY PU, M8330 FU, M8330	SIZE CODE NUMBER REV	A SP KTBA-3
ENGINEERING SPECIFIC	TITLE KTBA FIELD INSTALLATION	2. The entire system shown be	L KRBF TERMINATOR, L DKCBA OPTION ONE S DKCBA OPTION ONE A KTB-A HEMORY TWO F T		

CONTINUATION SHEET	PROCEDURE	es with a KRRP in both boxes				STREETS OF CHAIRDS	NT TOWARD CPU				ij								Q		REQUIRED		M THIS POINT					CONFIGURATION				WATED FROM THIS		
NC	AND ACCEPTANCE	ade up of two BARC boxes and memories located in below:	PROPERTY.	M832#	RFACE	100,11	CONFIGURED FROM THIS POINT				ELEMENT IN THIS BASC!	INTERFACES					REACES	EXPANDER CABLES	BOTTOM BARC)		(M8317XB or YC). IF	TION, M8416	FIGURING MEMORY FROM					MEMORY IN THIS				I/O INTERFACES CONFIGURATED	TOWARD MEMORY	
SPECIFICATION		System min one bo	Definition.	TERMINATOR,	25	KTEA TERMINATOR,	MEMORY CONFI				I MEMORY	ANY 1/O INTE						3 OMNIBUS EXPA		EXE	OPTION TWO		CONTINUE CONFIGURING					LAST POSSIBLE				DMA AND 1/0	CDI MR318	
EEDING	KT8A FIELD	The KT8-A	07.1.C	KK 9F		M9826	MEMORY		1		MEMORY	1			-			BC08H-			KM8-AC	KT8-A	MEMORY					1	!				# 6	KK8F KK8F
CNINEEDING	TITLE KT	+	51.07	-	91	~) ~	SO Y	٥,	6 0 C	y	17	12	13	. 15	16	17	2 6	20		(4 M	•	. 0	ø	۲,	œ c	10	11	12	77	12	16	ď	5 A


Dr. 706








U.U PDP8 MEMORY MANAGEMENT BD •••••() **6012762C** •••• () •••••() • •••••() •••••() •••••• 0 • • • • 0 •••••() **\$ ••••••** • • () ••••••() •••••• 000000() • () ••• (¿•••••• () • • •() • ေရေနစစ္တဂု ေရြာ၀လီဖြင့္ ေစစစစ္အစစ္ေဂ •••••••() •••• A..... ••••••• 0 6600 0 () 00 00 •••••() •••••() •••••() ම්ලාලෙන්ට මෙමෙමේල්ට කෙනිර්ත්රා 000000() ()000000 •••••••••••••••••••••••• ~···· •••••• •്ഠാം ° ° 000000 ••••••• ()၀၀၀၃၁၀၀ ()၀၀၀၀၀၀၀ ()၀၀၀၀၀၀၀ ()၀၀၁၀ပ်လ စ ['] ಲೈಂಂಂರ್ಲ್ನ •••• VIEWED FROM SIDE 2 PDP & MEMORY D 4 M8416 MANAGEMENT BOARD





AUTOMA	TED	BY PRTLST.	1A(5)		PARTS LIS) I							
LINE 1	TEM	DOCUMENT N	UMBER	PART NUMBER	DESCRIPTION		OTY REFERENCE	E DESIGN	ATOR	l			
1 2 3 4	1 2 3 4	D-MD-56127	52-0-0	5012752-00 1000016-00 1005300-00 1012784-00	M8416 100.0 MMF 100V 5%200PF 6.8MFD 35V 10% .047 MFD 50V -20+80	S.TANT CER	1 2 C12,C19 5 C1,C8,C1 28 C2=C7,C9	9,C10,C1	11,C1	3,01	15,C17	,C18,C20	ð-C23,
5	5			1110603-00 1209941-05	1N 5711 TM=100PS PIV= HEADER.100 10POS RT ANGI	70V HMs	1 D1 1 J1						
7	7			1210711-02 1300316-00 1300365-00	HANDLE, MODULE, HEX 470 1/4W 5% 1 K 1/4W 5%	CC	1 1 R5 25 R1,R2,R	3,P6=P10	ð,R12	2,R14	4,R16,	R17, R22	-R29,
9 10	10			1300479-00	10 K 1/4W 5%	CC	ONT R31=R35 12 R4,R11, 1 R20	R13,R15,	,R18,	,R19,	,R21,F	R3Ø,R36=1	R 39
11 12	11			1302941-00 1501999-00 1909701-00	14.7 K 1/4W 1% RN55D DEC3009A NPN 300MW SI 74154 1 0		1 Q1 1 E31						
13 14 15	13 14 15	:		1909705-00 1909934-00	DEC 8881 NAND GATE-Q 8266 MUS 1 OF	2 (QUAD)	4 E4,E8,E 2 E69,E79 4 E52,E53		5				
16 17 18	16 17 18			1910393-66 1910537-60 1910544-00	74511 AND GATE-TR 74874 FF-D DUAL,F	IPLE 31NP DGE TRIGG	1 E27 3 E32.E63	, E 6 5		.FGR	. E99.5	E118,E11	9.E121.
19	19			1911330-01 1911469-00	74173N FF-D QUAD.T. DEC 8640 RECEIVER,B	u, dauq, eu	CONT E122.	E25.E41,	. E51	,E61	,E71		
20 21	20 21			1911527-00	8097 RUFFER GATE 8641 TRANSCEIVE	(10 E37,E55 CONT E107 3 E12,E13		4 , E Y :	1,21	0N C F	31.E104.	F [M 3
22 23 24 25 26	22 23 24 25 26			1911579=00 1911676=00 1912388=00 1912649=00 1912661=00	748139 DECODER-DUA 74802 NOR GATE-QU LS75 LATCH 4BIT 748189 MEMORY READ	L TWO-IMP AD 21N, PO , BISTABLE	1 E120 1 E64 1 E26 1 E82		* • • -	• • •	.		*****
	REVI	SION HISTOR	Y	I ISECTION 1 OF 1	IRESP, ENG. P. REGAN	IDAT	E1.27-0CT-77	1	i D]] G]	IIT	ALL
ENG!		CO NUMBER	IREV	ISECTION. VARIATION	INVÔE BA! LED KETTE	TAT!	E! 29-AUG-77	ITITLE	1000	Р	ARTS	LIST	
1A.T!	M841	8416-ML002 ID I		1 1.00 1 2. 1 3.	CHÉCKED! N. GELARD	CHECKED: N. GELARDERES ITAT		POPB MEMORY MANAGEMENT BOARD					
			1	1 5.	DSW.ENG.: R. REGAN	, I DAŢ	E: 14-NOV-77	I ISIZEIC	ODE	DOC	UMENT	NUMBER	1 PEV
1 1			!!!!	1 7. 1 8. 1 9.	PROD . MELVIN SC	HENKE IDVI	E: 14-NOV-77	1 1	1	· •			D
		1 1		1 10. 1 11. 1 12.	IASSEMBLY NUMBER: D-I	IASSEMBLY NUMBER: D-UA-M8416-0-0		PART NUMBER M8416			LEDIT		
	"THIS DRAWING AND OR COPIED OR US			1 11. 1 12. SPECIFICATIONS HEREIN	ASSEMBLY NUMBER: D-UA-M8416-0-0 ARE THE PROPERTY OF DIGITAL EQUIPMENT COST THE BASIS FOR THE MANUFACTURE OR SALE FIGHT 1979 DIGITAL EQUIPMENT CORPORA		ENT CORPORAT	PART NUMBER: M8415 ORATION AND SHALL NOT BE REPRODUCED ITEMS WITHOUT WRITTEN PERMISSION.					

LINE ITEM	DOCUMENT NUMBER	PART NUMBER	DESCRIPTION		OTY	REFERENCE DESIGNATOR
LINE ITEM 27 28 29 29 30 31 32 33 34 35 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 54	DUCAMENT NAMBER	1912697-00 1912796-00 1912799-00 1912800-00 1912803-00 1912803-00 1912810-00 1912817-00 1912817-00 1912817-00 1912819-00 1912853-00 1912853-00 1912859-00 1912859-00 1912859-00 1912859-00 23440A2-00	LS174 74148 LS01 LS01 LS02 LS04 LS08 LS10 LS30 LS37 LS42 LS74 LS85 LS175 LS256 8098 A1-05 A2-05 A2-05 A9-01 C6-01 C6-01 C6-01 C6-01 C6-01 C6-01 C6-01	FF-D HEX W/CLEAR FXCODEP, PRIORITY, 8 T MAND-GATE-QUAD 2IN, P MAND-GATE-QUAD 2IN, P NOR-GATE-QUAD 2IN INVERTER GATE-HEX 1I AND GATE-QUAD 2IN, PO MAND GATE-TRIPLE 3IN MAND GATE-DUAL 4IN NAND GATE-BUAL 4IN NAND GATE-BUAD 2IN, P DECODER, BCD-DECIMAL FF-D DUAL, EDGE TRIGG COMPARATOR, 48IT MAGN FF-D QUAD ONE SHOT-DUAL, SCHMIT MUX 1 OF 2 (DUAL), BUFFER GATE-HEX 2IN,	51813825311132811112311112311112A/R	
55 55		9105740-55	WIRE(WRAP)	BRANG UL1423		

```
56 NOTE: LINE 18: PARTS SUBSTITUTION LIST
57 NOTE: ITEM #18 1910544-01 74874 FF-D DUAL (60 VERSION) GTY 3
58 NOTE: ITEM #18 1910950-00 74874 FF-D DUAL (45 VERSION) GTY 3
```

* * * * * * * * * * * * * * * * * * *	
	SINE CODE! DUCOMENT ADMICK
TO THE PURPLE PURPLE MEMORY MANAGEMENT BOARD SECTION 1 OF 1	K PL M8416-0-DBP D

