



Digital project : BCD adder_subtractor.


Name : Rahaf Mohammed Naser.

ID : 1201319.

**The aim of this project is : to implement
the BCD adder_subtractor circuit .**

9's complementor :

(9's complementor code):



```
1 module complement (B,Bcomplement);
2   input [3:0]B;
3   output [3:0] Bcomplement;
4   assign Bcomplement[3]= ((!B[3]) && (!B[2]) && (!B[1]));
5   assign Bcomplement[2]= ((B[2]&& !B[1]) || (!B[2] && B[1]));
6   assign Bcomplement[1]= B[1];
7   assign Bcomplement[0]= !B[0];
8   endmodule
```

```
module complement (B,Bcomplement);
```

```
input [3:0]B;
```

```
output [3:0] Bcomplement;
```

```
assign Bcomplement[3]= ((!B[3]) && (!B[2]) && (!B[1]));
```


```
assign Bcomplement[2]= ((B[2]&& !B[1]) || (!B[2] && B[1]));
```

```
assign Bcomplement[1]= B[1];
```


```
assign Bcomplement[0]= !B[0];
```

```
endmodule
```

(waveform of the 9's complementor):




(9's complement diagram):



Quadruple 2x1 mux:

(quadruple 2x1 mux code):



```
module mux2x1(B,Bcomplement,selection,Y);
```

```
input [3:0]B,Bcomplement;
```

```
input selection;
```

```
output[3:0]Y;
```

```
reg [3:0]Y;
```

```
always @(B or Bcomplement or selection)
```

```
if(selection==0)
```


```
Y=B;
```

```
else
```


```
Y=Bcomplement;
```

```
endmodule
```

(waveform of quadruple 2x1 mux):




(2x1mux diagram):



4 bit binary adder:

(4 bit binary adder code):



```
1 module fulladder4(A,B,c_in,sum,c_out);
2   input [3:0]A,B;
3   input c_in;
4   output[3:0]sum;
5   output c_out;
6   assign {c_out,sum}=A+B+c_in;
7 endmodule
```

```
module fulladder4(A,B,c_in,sum,c_out);
```

```
input [3:0]A,B;
```

```
input c_in;
```


```
output[3:0]sum;
```

```
output c_out;
```


```
assign {c_out,sum}=A+B+c_in;
```

```
endmodule
```

(waveform of 4bit binary adder):




(4bit binary adder diagram):



BCD Adder:

(BCD Adder code):



```
1 module BCDAdder(A,B,c_in,sum,c_out);
2   input [3:0]A,B;
3   input c_in;
4   output [3:0]sum;
5   output c_out;
6   wire [3:0]Z;
7   wire [3:0]S;
8   wire w1,w2,w3;
9   fulladder4 add0(A,B,c_in,Z,w1);|
10
11   assign w2=(Z[3]&&Z[2])||(Z[1] && Z[3]);
12   assign c_out=(w1 || w2);
13   assign S ={1'b0,c_out,c_out,1'b0};
14
15
16   fulladder4 add1(Z,S,0,sum,w3);
17
18 endmodule
```

```
module BCDAdder (A,B,c_in,sum,c_out);

input [3:0] A, B;

input c_in;

output[3:0]sum;

output c_out;

wire [3:0] Z;

wire [3:0]S;

wire w1,w2,w3;

fulladder4 add0(A,B,c_in,Z,w1);

assign w2= ( Z[3] && Z[2] ) || ( Z[1] && Z[3] );


assign c_out=(w1 || w2);

assign S ={1'b0 ,c_out, c_out, 1'b0};


fulladder4 add1(Z,S,0,sum,w3);

endmodule
```


(Waveform of BCD Adder):




(BCD Adder diagram):



The whole system:

(The code of system):



```
1 module System(A,B,selection,R,c_out);
2   input [3:0] A,B;
3   input selection;
4   output [3:0] R;
5   output c_out;
6   wire [3:0] w1;
7   wire [3:0] w2;
8   complement comp0(B,w1);
9   mux2x1 mux0(B,w1,selection,w2);
10  BCDAdder add0(A,w2,selection,R,c_out);
11 endmodule
```

```
module Adder_Subtractor(A,B,selection,R,c_out);
```

```
input [3:0] A,B;
```

```
input selection;
```

```
output [3:0] R;
```

```
output c_out;
```

```
wire [3:0] w1;
```

```
wire [3:0] w2;
```


```
complement comp0(B,w1);
```

```
mux2x1 mux0(B,w1,selection,w2);
```

```
BCDAdder add0(A,w2,selection,R,c_out);
```

```
endmodule
```

(The waveform of whole system):



(The diagram of whole system):

