Digital project : BCD adder_subtractor.

Name : Rahaf Mohammed Naser.

ID : 1201319.

The aim of this project is : to implement the BCD adder_subtractor circuit .

9’s complementor :

(9’s complementor code):




```
module complement (B,Bcomplement);
input [3:0]B;
output [3:0] Bcomplement;
assign Bcomplement[3]= ((!B[3]) && (!B[2]) && (!B[1]));
assign Bcomplement[2]= ((B[2]&& !B[1]) || (!B[2] && B[1]));
assign Bcomplement[1]= B[1];
assign Bcomplement[0]= !B[0];
endmodule
```

(waveform of the 9’s complementor):



(9’s complement diagram):



Quadruple 2x1 mux:

(quadruple 2x1 mux code):




```
module mux2x1(B,Bcomplement,selection,Y);
input [3:0]B,Bcomplement;
input selection;
output[3:0]Y;
reg [3:0]Y;
always @(B or Bcomplement or selection)
if(selection==0)
Y=B;
else
Y=Bcomplement;
endmodule
```

(waveform of quadruple 2x1 mux):



(2x1mux diagram):



4 bit binary adder:

(4 bit binary adder code):




```
module fulladder4(A,B,c_in,sum,c_out);
input [3:0]A,B;
input c_in;
output[3:0]sum;
output c_out;
assign {c_out,sum}=A+B+c_in;
endmodule
```

(waveform of 4bit binary adder):



(4bit binary adder diagram):



BCD Adder:

(BCD Adder code):



module BCDAdder (A,B,c_in,sum,c_out);

input [3:0] A, B;

input c_in;

output[3:0]sum;

output c_out;

wire [3:0] Z;

wire [3:0]S;

wire w1,w2,w3;

fulladder4 add0(A,B,c_in,Z,w1);

assign w2= (Z[3] && Z[2]) || (Z[1] && Z[3]);

assign c_out=(w1 || w2);

assign S ={1'b0 ,c_out, c_out, 1'b0};

fulladder4 add1(Z,S,0,sum,w3);

endmodule

(Waveform of BCD Adder):



(BCD Adder diagram):



The whole system:

(The code of system):




```
module Adder_Subtractor(A,B,selection,R,c_out);
input [3:0] A,B;
input selection;
output[3:0]R;
output c_out;
wire [3:0] w1;
wire [3:0]w2;
complement comp0(B,w1);
mux2x1 mux0(B,w1,selection,w2);
BCDAdder add0(A,w2,selection,R,c_out);
endmodule
```

(The waveform of whole system):



(The diagram of whole system):