

**Digital project:** BCD adder\_subtractor.

Name: Rahaf Mohammed Naser.

ID: 1201319.

The aim of this project is: to implement the BCD adder\_subtractor circuit.


#### 9's complementor:

(9's complementor code):


```
complement.v
              module complement (B, Bcomplement);
input [3:0]B;
# 15
              output [3:0] Bcomplement;
              assign Bcomplement[3]= ((!B[3]) && (!B[2]) && (!B[1]));
{}
              assign Bcomplement[2]= ((B[2]&& !B[1]) || (!B[2] && B[1]));
              assign Bcomplement[1]= B[1];
锤 锤
              assign Bcomplement[0]= !B[0];
16 %
              endmodule
7 0
₩.
267 ab/
| ....:
```

```
module complement (B,Bcomplement);
input [3:0]B;
output [3:0] Bcomplement;
assign Bcomplement[3]= ((!B[3]) && (!B[2]) && (!B[1]));
assign Bcomplement[2]= ((B[2]&& !B[1]) || (!B[2] && B[1]));
assign Bcomplement[1]= B[1];
assign Bcomplement[0]= !B[0];
endmodule
```

## ( waveform of the 9's complementor):



## (9's complement diagram):




## Quadruple 2x1 mux:


## (quadruple 2x1 mux code):

```
e mux2x1.v
              module mux2x1(B,Bcomplement,selection,Y);
input [3:0]B,Bcomplement;
44 45
           3
               input selection;
               output[3:0]Y;
{}
               reg [3:0]Y;
                always @(B or Bcomplement or selection)
擅 锺
           7
                if(selection==0)
           8
           9
 % %
          10
               Y=Bcomplement;
          11
 Z 0
                endmodule
 €2
 267 ab/
   2
module mux2x1(B,Bcomplement,selection,Y);
input [3:0]B,Bcomplement;
input selection;
output[3:0]Y;
reg [3:0]Y;
always @(B or Bcomplement or selection)
if(selection==0)
Y=B;
else
Y=Bcomplement;
endmodule
```

## (waveform of quadruple 2x1 mux):



## (2x1mux diagram):



## 4 bit binary adder:


(4 bit binary adder code):

```
fulladder4.v


| The state of th
```

```
module fulladder4(A,B,c_in,sum,c_out);
input [3:0]A,B;
input c_in;
output[3:0]sum;
output c_out;
assign {c_out,sum}=A+B+c_in;
endmodule
```

## (waveform of 4bit binary adder):



## (4bit binary adder diagram):




# **BCD Adder:**


## (BCD Adder code):

```
BCDAdder.v
                   module BCDAdder(A,B,c in,sum,c out);
 2
                     input[3:0]A,B;
               3
                     input c_in;
 #4 🚓
                     output[3:0]sum;
               4
 {}
                     output c out;
                     wire [3:0]Z;
 重 重
               6
                     wire [3:0]S;
               8
                     wire w1,w2,w3;
                     fulladder4 add0(A,B,c_in,Z,wl);
               9
 7& X
              10
              11
                     assign w2=(Z[3]&&Z[2])||(Z[1] && Z[3]);
    77
                     assign c_out=(wl || w2);
              12
 ₩.
                     assign S = {1'b0,c_out,c_out,1'b0};
             13
              14
 267 ab/
              15
             16
                     fulladder4 addl(Z,S,0,sum,w3);
             17
    ~2
             18
                     endmodule
module BCDAdder (A,B,c_in,sum,c_out);
input [3:0] A, B;
input c_in;
output[3:0]sum;
output c_out;
wire [3:0] Z;
wire [3:0]S;
wire w1,w2,w3;
fulladder4 add0(A,B,c_in,Z,w1);
assign w2= (Z[3] && Z[2]) || (Z[1] && Z[3]);
assign c_out=(w1 | | w2);
assign S ={1'b0 ,c_out, c_out, 1'b0};
fulladder4 add1(Z,S,0,sum,w3);
endmodule
```

## (Waveform of BCD Adder ):



## (BCD Adder diagram):




#### The whole system:

(The code of system):

```
System.v
           module System(A,B,selection,R,c out);
input [3:0] A,B;
44
        3
             input selection;
            output[3:0]R;
۸.,
             output c out;
 {}
        6
             wire [3:0] wl;
        7
            wire [3:0]w2;
*
        8
            complement comp0(B,w1);
=
        9
            mux2x1 mux0(B,w1,selection,w2);
            BCDAdder add0(A,w2,selection,R,c out);
       10
 1
       11
            endmodule
%
module Adder_Subtractor(A,B,selection,R,c_out);
input [3:0] A,B;
input selection;
output[3:0]R;
output c out;
wire [3:0] w1;
wire [3:0]w2;
complement comp0(B,w1);
mux2x1 mux0(B,w1,selection,w2);
BCDAdder add0(A,w2,selection,R,c_out);
endmodule
```

## (The waveform of whole system):



# (The diagram of whole system):

